Github/rtl8192eu-linux-driver
1
0
Fork 0
mirror of https://github.com/Mange/rtl8192eu-linux-driver synced 2025-12-08 07:14:03 +00:00
Code Issues Packages Projects Releases Wiki Activity

Removed unused and empty functions

Browse Source
This commit is contained in:
Carlos Garces
2021-10-12 15:16:29 +02:00
parent 098afbae96
commit 1c50f4c603
13 changed files with 3 additions and 436 deletions
Download Patch File Download Diff File Expand all files Collapse all files

26
hal/rtl8192e/rtl8192e_dm.c
View File

@@ -31,32 +31,6 @@
* Global var
* ************************************************************ */
static VOID
dm_CheckProtection(
IN PADAPTER Adapter
)
{
#if 0
PMGNT_INFO pMgntInfo = &(Adapter->MgntInfo);
u1Byte CurRate, RateThreshold;
if (pMgntInfo->pHTInfo->bCurBW40MHz)
RateThreshold = MGN_MCS1;
else
RateThreshold = MGN_MCS3;
if (Adapter->TxStats.CurrentInitTxRate <= RateThreshold) {
pMgntInfo->bDmDisableProtect = TRUE;
DbgPrint("Forced disable protect: %x\n", Adapter->TxStats.CurrentInitTxRate);
} else {
pMgntInfo->bDmDisableProtect = FALSE;
DbgPrint("Enable protect: %x\n", Adapter->TxStats.CurrentInitTxRate);
}
#endif
}
#ifdef CONFIG_SUPPORT_HW_WPS_PBC
static void dm_CheckPbcGPIO(_adapter *padapter)
{

59
hal/rtl8192e/rtl8192e_hal_init.c
View File

@@ -290,25 +290,6 @@ _PageWrite_8192E(
return _BlockWrite_8192E(padapter, buffer, size);
}
static VOID
_FillDummy_8192E(
u8 *pFwBuf,
u32 *pFwLen
)
{
u32 FwLen = *pFwLen;
u8 remain = (u8)(FwLen % 4);
remain = (remain == 0) ? 0 : (4 - remain);
while (remain > 0) {
pFwBuf[FwLen] = 0;
FwLen++;
remain--;
}
*pFwLen = FwLen;
}
static int
_WriteFW_8192E(
IN PADAPTER padapter,
@@ -1204,46 +1185,6 @@ rtl8192E_EfusePowerSwitch(
Hal_EfusePowerSwitch8192E(pAdapter, bWrite, PwrState);
}
static bool efuse_read_phymap(
PADAPTER Adapter,
u8 *pbuf, /* buffer to store efuse physical map */
u16 *size /* the max byte to read. will update to byte read */
)
{
u8 *pos = pbuf;
u16 limit = *size;
u16 addr = 0;
bool reach_end = _FALSE;
/* */
/* Refresh efuse init map as all 0xFF. */
/* */
memset(pbuf, 0xFF, limit);
/* */
/* Read physical efuse content. */
/* */
while (addr < limit) {
ReadEFuseByte(Adapter, addr, pos, _FALSE);
if (*pos != 0xFF) {
pos++;
addr++;
} else {
reach_end = _TRUE;
break;
}
}
*size = addr;
return reach_end;
}
static VOID
Hal_EfuseReadEFuse8192E(
PADAPTER Adapter,

86
hal/rtl8192e/usb/usb_halinit.c
View File

@@ -24,19 +24,6 @@
#endif
static void _dbg_dump_macreg(_adapter *padapter)
{
u32 offset = 0;
u32 val32 = 0;
u32 index = 0 ;
for (index = 0; index < 64; index++) {
offset = index * 4;
val32 = rtw_read32(padapter, offset);
RTW_INFO("offset : 0x%02x ,val:0x%08x\n", offset, val32);
}
}
static VOID
_ConfigChipOutEP_8192E(
IN PADAPTER pAdapter,
@@ -264,10 +251,10 @@ static u32 _InitPowerOn_8192EU(_adapter *padapter)
rtw_write8(padapter, REG_LDO_SWR_CTRL, 0xC3);
} else {
/* SPS */
/* 0x7C [6] = 1<><31>b0 (IC default, 0x83) */
/* 0x7C [6] = 1<><31>b0 (IC default, 0x83) */
/* 0x14[23:20]=b<><62>0101 (raise 1.2V voltage)
/* 0x14[23:20]=b<><62>0101 (raise 1.2V voltage)
u1Byte tmp1Byte = PlatformEFIORead1Byte(Adapter,0x16);
PlatformEFIOWrite1Byte(Adapter,0x16,tmp1Byte |BIT4|BIT6); */
u32 voltage = rtw_read32(padapter , REG_SYS_SWR_CTRL2_8192E);
@@ -585,80 +572,11 @@ USB_AggModeSwitch(
#endif
} /* USB_AggModeSwitch */
static VOID _RfPowerSave(
IN PADAPTER Adapter
)
{
#if 0
HAL_DATA_TYPE *pHalData = GET_HAL_DATA(Adapter);
PMGNT_INFO pMgntInfo = &(Adapter->MgntInfo);
enum rf_path eRFPath;
#if (DISABLE_BB_RF)
return;
#endif
if (pMgntInfo->RegRfOff == TRUE) { /* User disable RF via registry. */
MgntActSet_RF_State(Adapter, eRfOff, RF_CHANGE_BY_SW);
/* Those action will be discard in MgntActSet_RF_State because off the same state */
for (eRFPath = 0; eRFPath < pHalData->NumTotalRFPath; eRFPath++)
phy_set_rf_reg(Adapter, eRFPath, 0x4, 0xC00, 0x0);
} else if (pMgntInfo->RfOffReason > RF_CHANGE_BY_PS) { /* H/W or S/W RF OFF before sleep. */
MgntActSet_RF_State(Adapter, eRfOff, pMgntInfo->RfOffReason);
} else {
pHalData->eRFPowerState = eRfOn;
pMgntInfo->RfOffReason = 0;
if (Adapter->bInSetPower || Adapter->bResetInProgress)
PlatformUsbEnableInPipes(Adapter);
}
#endif
}
enum {
Antenna_Lfet = 1,
Antenna_Right = 2,
};
/*
* 2010/08/26 MH Add for selective suspend mode check.
* If Efuse 0x0e bit1 is not enabled, we can not support selective suspend for Minicard and
* slim card.
* */
static VOID
HalDetectSelectiveSuspendMode(
IN PADAPTER Adapter
)
{
#if 0
u8 tmpvalue;
HAL_DATA_TYPE *pHalData = GET_HAL_DATA(Adapter);
struct dvobj_priv *pdvobjpriv = adapter_to_dvobj(Adapter);
/* If support HW radio detect, we need to enable WOL ability, otherwise, we */
/* can not use FW to notify host the power state switch. */
EFUSE_ShadowRead(Adapter, 1, EEPROM_USB_OPTIONAL1, (u32 *)&tmpvalue);
RTW_INFO("HalDetectSelectiveSuspendMode(): SS ");
if (tmpvalue & BIT1)
RTW_INFO("Enable\n");
else {
RTW_INFO("Disable\n");
pdvobjpriv->RegUsbSS = _FALSE;
}
/* 2010/09/01 MH According to Dongle Selective Suspend INF. We can switch SS mode. */
if (pdvobjpriv->RegUsbSS && !SUPPORT_HW_RADIO_DETECT(pHalData)) {
/* PMGNT_INFO pMgntInfo = &(Adapter->MgntInfo); */
/* if (!pMgntInfo->bRegDongleSS) */
/* { */
pdvobjpriv->RegUsbSS = _FALSE;
/* } */
}
#endif
} /* HalDetectSelectiveSuspendMode */
#if 0
/*-----------------------------------------------------------------------------
* Function: HwSuspendModeEnable92Cu()