mirror of
https://github.com/Mange/rtl8192eu-linux-driver
synced 2024-11-01 19:25:31 +00:00
95 lines
2.9 KiB
C
95 lines
2.9 KiB
C
|
/******************************************************************************
|
||
|
|
*
|
||
|
|
* Copyright(c) 2007 - 2017 Realtek Corporation.
|
||
|
|
*
|
||
|
|
* This program is free software; you can redistribute it and/or modify it
|
||
|
|
* under the terms of version 2 of the GNU General Public License as
|
||
|
|
* published by the Free Software Foundation.
|
||
|
|
*
|
||
|
|
* This program is distributed in the hope that it will be useful, but WITHOUT
|
||
|
|
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
||
|
|
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
|
||
|
|
* more details.
|
||
|
|
*
|
||
|
|
* The full GNU General Public License is included in this distribution in the
|
||
|
|
* file called LICENSE.
|
||
|
|
*
|
||
|
|
* Contact Information:
|
||
|
|
* wlanfae <wlanfae@realtek.com>
|
||
|
|
* Realtek Corporation, No. 2, Innovation Road II, Hsinchu Science Park,
|
||
|
|
* Hsinchu 300, Taiwan.
|
||
|
|
*
|
||
|
|
* Larry Finger <Larry.Finger@lwfinger.net>
|
||
|
|
*
|
||
|
|
*****************************************************************************/
|
||
|
|
|
||
|
|
#ifndef __PHYDM_MP_H__
|
||
|
|
#define __PHYDM_MP_H__
|
||
|
|
|
||
|
|
#define MP_VERSION "1.0"
|
||
|
|
|
||
|
|
/* @1 ============================================================
|
||
|
|
* 1 Definition
|
||
|
|
* 1 ============================================================
|
||
|
|
*/
|
||
|
|
/* @1 ============================================================
|
||
|
|
* 1 structure
|
||
|
|
* 1 ============================================================
|
||
|
|
*/
|
||
|
|
struct phydm_mp {
|
||
|
|
/* @Rx OK count, statistics used in Mass Production Test.*/
|
||
|
|
u64 tx_phy_ok_cnt;
|
||
|
|
u64 rx_phy_ok_cnt;
|
||
|
|
/* @Rx CRC32 error count, statistics used in Mass Production Test.*/
|
||
|
|
u64 rx_phy_crc_err_cnt;
|
||
|
|
/* @The Value of IO operation is depend of MptActType.*/
|
||
|
|
u32 io_value;
|
||
|
|
u32 rf_reg0;
|
||
|
|
/* @u32 rfe_sel_a_0;*/
|
||
|
|
/* @u32 rfe_sel_b_0;*/
|
||
|
|
/* @u32 rfe_sel_c_0;*/
|
||
|
|
/* @u32 rfe_sel_d_0;*/
|
||
|
|
/* @u32 rfe_sel_a_1;*/
|
||
|
|
/* @u32 rfe_sel_b_1;*/
|
||
|
|
/* @u32 rfe_sel_c_1;*/
|
||
|
|
/* @u32 rfe_sel_d_1;*/
|
||
|
|
};
|
||
|
|
|
||
|
|
/* @1 ============================================================
|
||
|
|
* 1 enumeration
|
||
|
|
* 1 ============================================================
|
||
|
|
*/
|
||
|
|
enum TX_MODE_OFDM {
|
||
|
|
OFDM_OFF = 0,
|
||
|
|
OFDM_CONT_TX = 1,
|
||
|
|
OFDM_SINGLE_CARRIER = 2,
|
||
|
|
OFDM_SINGLE_TONE = 4,
|
||
|
|
};
|
||
|
|
/* @1 ============================================================
|
||
|
|
* 1 function prototype
|
||
|
|
* 1 ============================================================
|
||
|
|
*/
|
||
|
|
#ifdef PHYDM_IC_JGR3_SERIES_SUPPORT
|
||
|
|
void phydm_mp_set_single_tone_jgr3(void *dm_void, boolean is_single_tone,
|
||
|
|
u8 path);
|
||
|
|
|
||
|
|
void phydm_mp_set_carrier_supp_jgr3(void *dm_void, boolean is_carrier_supp,
|
||
|
|
u32 rate_index);
|
||
|
|
#endif
|
||
|
|
|
||
|
|
void phydm_mp_set_crystal_cap(void *dm_void, u8 crystal_cap);
|
||
|
|
|
||
|
|
void phydm_mp_set_single_tone(void *dm_void, boolean is_single_tone, u8 path);
|
||
|
|
|
||
|
|
void phydm_mp_set_carrier_supp(void *dm_void, boolean is_carrier_supp,
|
||
|
|
u32 rate_index);
|
||
|
|
|
||
|
|
void phydm_mp_set_single_carrier(void *dm_void, boolean is_single_carrier);
|
||
|
|
|
||
|
|
void phydm_mp_reset_rx_counters_phy(void *dm_void);
|
||
|
|
|
||
|
|
void phydm_mp_get_tx_ok(void *dm_void, u32 rate_index);
|
||
|
|
|
||
|
|
void phydm_mp_get_rx_ok(void *dm_void);
|
||
|
|
#endif
|