mirror of
https://github.com/Mange/rtl8192eu-linux-driver
synced 2024-11-23 22:14:59 +00:00
1493 lines
49 KiB
C
1493 lines
49 KiB
C
|
/******************************************************************************
|
||
|
|
*
|
||
|
|
* Copyright(c) 2007 - 2017 Realtek Corporation.
|
||
|
|
*
|
||
|
|
* This program is free software; you can redistribute it and/or modify it
|
||
|
|
* under the terms of version 2 of the GNU General Public License as
|
||
|
|
* published by the Free Software Foundation.
|
||
|
|
*
|
||
|
|
* This program is distributed in the hope that it will be useful, but WITHOUT
|
||
|
|
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
||
|
|
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
|
||
|
|
* more details.
|
||
|
|
*
|
||
|
|
*****************************************************************************/
|
||
|
|
|
||
|
|
#include "mp_precomp.h"
|
||
|
|
#include "../../phydm_precomp.h"
|
||
|
|
|
||
|
|
|
||
|
|
|
||
|
|
/*---------------------------Define Local Constant---------------------------*/
|
||
|
|
/* 2010/04/25 MH Define the max tx power tracking tx agc power. */
|
||
|
|
#define ODM_TXPWRTRACK_MAX_IDX_92E 6
|
||
|
|
|
||
|
|
/*---------------------------Define Local Constant---------------------------*/
|
||
|
|
|
||
|
|
/* 3============================================================
|
||
|
|
* 3 Tx Power Tracking
|
||
|
|
* 3============================================================ */
|
||
|
|
void halrf_rf_lna_setting_8192e(
|
||
|
|
struct dm_struct *dm,
|
||
|
|
enum halrf_lna_set type
|
||
|
|
)
|
||
|
|
{
|
||
|
|
/*phydm_disable_lna*/
|
||
|
|
if (type == HALRF_LNA_DISABLE) {
|
||
|
|
odm_set_rf_reg(dm, RF_PATH_A, RF_0xef, 0x80000, 0x1);
|
||
|
|
odm_set_rf_reg(dm, RF_PATH_A, RF_0x30, 0xfffff, 0x18000); /*select Rx mode*/
|
||
|
|
odm_set_rf_reg(dm, RF_PATH_A, RF_0x31, 0xfffff, 0x0000f);
|
||
|
|
odm_set_rf_reg(dm, RF_PATH_A, RF_0x32, 0xfffff, 0x37f82); /*disable LNA*/
|
||
|
|
odm_set_rf_reg(dm, RF_PATH_A, RF_0xef, 0x80000, 0x0);
|
||
|
|
if (dm->rf_type > RF_1T1R) {
|
||
|
|
odm_set_rf_reg(dm, RF_PATH_B, RF_0xef, 0x80000, 0x1);
|
||
|
|
odm_set_rf_reg(dm, RF_PATH_B, RF_0x30, 0xfffff, 0x18000);
|
||
|
|
odm_set_rf_reg(dm, RF_PATH_B, RF_0x31, 0xfffff, 0x0000f);
|
||
|
|
odm_set_rf_reg(dm, RF_PATH_B, RF_0x32, 0xfffff, 0x37f82);
|
||
|
|
odm_set_rf_reg(dm, RF_PATH_B, RF_0xef, 0x80000, 0x0);
|
||
|
|
}
|
||
|
|
} else if (type == HALRF_LNA_ENABLE) {
|
||
|
|
/*phydm_enable_lna*/
|
||
|
|
odm_set_rf_reg(dm, RF_PATH_A, RF_0xef, 0x80000, 0x1);
|
||
|
|
odm_set_rf_reg(dm, RF_PATH_A, RF_0x30, 0xfffff, 0x18000); /*select Rx mode*/
|
||
|
|
odm_set_rf_reg(dm, RF_PATH_A, RF_0x31, 0xfffff, 0x0000f);
|
||
|
|
odm_set_rf_reg(dm, RF_PATH_A, RF_0x32, 0xfffff, 0x77f82); /*back to normal*/
|
||
|
|
odm_set_rf_reg(dm, RF_PATH_A, RF_0xef, 0x80000, 0x0);
|
||
|
|
if (dm->rf_type > RF_1T1R) {
|
||
|
|
odm_set_rf_reg(dm, RF_PATH_B, RF_0xef, 0x80000, 0x1);
|
||
|
|
odm_set_rf_reg(dm, RF_PATH_B, RF_0x30, 0xfffff, 0x18000);
|
||
|
|
odm_set_rf_reg(dm, RF_PATH_B, RF_0x31, 0xfffff, 0x0000f);
|
||
|
|
odm_set_rf_reg(dm, RF_PATH_B, RF_0x32, 0xfffff, 0x77f82);
|
||
|
|
odm_set_rf_reg(dm, RF_PATH_B, RF_0xef, 0x80000, 0x0);
|
||
|
|
}
|
||
|
|
}
|
||
|
|
}
|
||
|
|
|
||
|
|
/* 1 7. IQK */
|
||
|
|
#define MAX_TOLERANCE 5
|
||
|
|
#define IQK_DELAY_TIME 1 /* ms */
|
||
|
|
|
||
|
|
u8 /* bit0 = 1 => Tx OK, bit1 = 1 => Rx OK */
|
||
|
|
phy_path_a_iqk_8192e(
|
||
|
|
struct dm_struct *dm,
|
||
|
|
boolean config_path_b
|
||
|
|
)
|
||
|
|
{
|
||
|
|
u32 reg_eac, reg_e94, reg_e9c, reg_ea4, tmp;
|
||
|
|
u8 result = 0x00;
|
||
|
|
|
||
|
|
RF_DBG(dm, DBG_RF_IQK, "path A IQK!\n");
|
||
|
|
|
||
|
|
/*8192E IQK V2.1 20150713*/
|
||
|
|
/*1 Tx IQK*/
|
||
|
|
/* path-A IQK setting */
|
||
|
|
|
||
|
|
/* PA/PAD controlled by 0x0 */
|
||
|
|
odm_set_bb_reg(dm, REG_FPGA0_IQK, 0xffffff00, 0x000000);
|
||
|
|
odm_set_rf_reg(dm, RF_PATH_A, RF_0xdf, RFREGOFFSETMASK, 0x180);
|
||
|
|
|
||
|
|
/* modify TXIQK mode table */
|
||
|
|
odm_set_rf_reg(dm, RF_PATH_A, RF_WE_LUT, RFREGOFFSETMASK, 0x800a0);
|
||
|
|
odm_set_rf_reg(dm, RF_PATH_A, RF_RCK_OS, RFREGOFFSETMASK, 0x20000);
|
||
|
|
odm_set_rf_reg(dm, RF_PATH_A, RF_TXPA_G1, RFREGOFFSETMASK, 0x0000f);
|
||
|
|
odm_set_rf_reg(dm, RF_PATH_A, RF_TXPA_G2, RFREGOFFSETMASK, 0x07f77); /* PA off, default: 0x7f7f */
|
||
|
|
|
||
|
|
odm_set_bb_reg(dm, REG_FPGA0_IQK, 0xffffff00, 0x808000);
|
||
|
|
|
||
|
|
|
||
|
|
/* RF_DBG(dm,DBG_RF_IQK, "path-A IQK setting!\n"); */
|
||
|
|
odm_set_bb_reg(dm, REG_TX_IQK_TONE_A, MASKDWORD, 0x18008c1c);
|
||
|
|
odm_set_bb_reg(dm, REG_RX_IQK_TONE_A, MASKDWORD, 0x38008c1c);
|
||
|
|
odm_set_bb_reg(dm, REG_TX_IQK_TONE_B, MASKDWORD, 0x38008c1c);
|
||
|
|
odm_set_bb_reg(dm, REG_RX_IQK_TONE_B, MASKDWORD, 0x38008c1c);
|
||
|
|
|
||
|
|
odm_set_bb_reg(dm, REG_TX_IQK_PI_A, MASKDWORD, 0x82140303);
|
||
|
|
odm_set_bb_reg(dm, REG_RX_IQK_PI_A, MASKDWORD, 0x68160000);
|
||
|
|
|
||
|
|
|
||
|
|
|
||
|
|
|
||
|
|
/* LO calibration setting
|
||
|
|
* RF_DBG(dm,DBG_RF_IQK, "LO calibration setting!\n"); */
|
||
|
|
odm_set_bb_reg(dm, REG_IQK_AGC_RSP, MASKDWORD, 0x00462911);
|
||
|
|
|
||
|
|
/* One shot, path A LOK & IQK
|
||
|
|
* RF_DBG(dm,DBG_RF_IQK, "One shot, path A LOK & IQK!\n"); */
|
||
|
|
odm_set_bb_reg(dm, REG_IQK_AGC_PTS, MASKDWORD, 0xf9000000);
|
||
|
|
odm_set_bb_reg(dm, REG_IQK_AGC_PTS, MASKDWORD, 0xf8000000);
|
||
|
|
|
||
|
|
/* delay x ms
|
||
|
|
* RF_DBG(dm,DBG_RF_IQK, "delay %d ms for One shot, path A LOK & IQK.\n", IQK_DELAY_TIME_92E); */
|
||
|
|
/* platform_stall_execution(IQK_DELAY_TIME_92E*1000); */
|
||
|
|
ODM_delay_ms(IQK_DELAY_TIME_92E);
|
||
|
|
|
||
|
|
/* Check failed */
|
||
|
|
reg_eac = odm_get_bb_reg(dm, REG_RX_POWER_AFTER_IQK_A_2, MASKDWORD);
|
||
|
|
reg_e94 = odm_get_bb_reg(dm, REG_TX_POWER_BEFORE_IQK_A, MASKDWORD);
|
||
|
|
reg_e9c = odm_get_bb_reg(dm, REG_TX_POWER_AFTER_IQK_A, MASKDWORD);
|
||
|
|
RF_DBG(dm, DBG_RF_IQK, "0xeac = 0x%x\n", reg_eac);
|
||
|
|
RF_DBG(dm, DBG_RF_IQK, "0xe94 = 0x%x, 0xe9c = 0x%x\n", reg_e94, reg_e9c);
|
||
|
|
/*monitor image power before & after IQK*/
|
||
|
|
RF_DBG(dm, DBG_RF_IQK, "0xe90(before IQK)= 0x%x, 0xe98(afer IQK) = 0x%x\n",
|
||
|
|
odm_get_bb_reg(dm, R_0xe90, MASKDWORD), odm_get_bb_reg(dm, R_0xe98, MASKDWORD));
|
||
|
|
|
||
|
|
if (!(reg_eac & BIT(28)) &&
|
||
|
|
(((reg_e94 & 0x03FF0000) >> 16) != 0x142) &&
|
||
|
|
(((reg_e9c & 0x03FF0000) >> 16) != 0x42))
|
||
|
|
result |= 0x01;
|
||
|
|
else
|
||
|
|
RF_DBG(dm, DBG_RF_IQK, "pathA TX IQK is not success\n");
|
||
|
|
|
||
|
|
return result;
|
||
|
|
|
||
|
|
|
||
|
|
}
|
||
|
|
|
||
|
|
u8 /* bit0 = 1 => Tx OK, bit1 = 1 => Rx OK */
|
||
|
|
phy_path_a_rx_iqk_92e(
|
||
|
|
struct dm_struct *dm,
|
||
|
|
boolean config_path_b
|
||
|
|
)
|
||
|
|
{
|
||
|
|
u32 reg_eac, reg_e94, reg_e9c, reg_ea4, u4tmp;
|
||
|
|
u8 result = 0x00;
|
||
|
|
|
||
|
|
RF_DBG(dm, DBG_RF_IQK, "path A Rx IQK!\n");
|
||
|
|
|
||
|
|
/* 1 Get TXIMR setting */
|
||
|
|
RF_DBG(dm, DBG_RF_IQK, "Get RXIQK TXIMR!\n");
|
||
|
|
|
||
|
|
/* modify RXIQK mode table
|
||
|
|
* RF_DBG(dm,DBG_RF_IQK, "path-A Rx IQK modify RXIQK mode table!\n"); */
|
||
|
|
/* leave IQK mode */
|
||
|
|
odm_set_bb_reg(dm, REG_FPGA0_IQK, 0xffffff00, 0x000000);
|
||
|
|
|
||
|
|
odm_set_rf_reg(dm, RF_PATH_A, RF_WE_LUT, RFREGOFFSETMASK, 0x800a0);
|
||
|
|
odm_set_rf_reg(dm, RF_PATH_A, RF_RCK_OS, RFREGOFFSETMASK, 0x30000);
|
||
|
|
odm_set_rf_reg(dm, RF_PATH_A, RF_TXPA_G1, RFREGOFFSETMASK, 0x0000f);
|
||
|
|
odm_set_rf_reg(dm, RF_PATH_A, RF_TXPA_G2, RFREGOFFSETMASK, 0xf1173); /* PA off, deafault:0xf117b */
|
||
|
|
|
||
|
|
odm_set_rf_reg(dm, RF_PATH_B, RF_WE_LUT, RFREGOFFSETMASK, 0x800a0);
|
||
|
|
odm_set_rf_reg(dm, RF_PATH_B, RF_RCK_OS, RFREGOFFSETMASK, 0x30000);
|
||
|
|
odm_set_rf_reg(dm, RF_PATH_B, RF_TXPA_G1, RFREGOFFSETMASK, 0x0000f);
|
||
|
|
odm_set_rf_reg(dm, RF_PATH_B, RF_TXPA_G2, RFREGOFFSETMASK, 0xf1173); /* PA off, deafault:0xf117b */
|
||
|
|
|
||
|
|
/* PA/PAD control by 0x56, and set = 0x0 */
|
||
|
|
odm_set_rf_reg(dm, RF_PATH_A, RF_0xdf, RFREGOFFSETMASK, 0x980);
|
||
|
|
odm_set_rf_reg(dm, RF_PATH_A, RF_0x56, RFREGOFFSETMASK, 0x51100);
|
||
|
|
|
||
|
|
/* enter IQK mode */
|
||
|
|
odm_set_bb_reg(dm, REG_FPGA0_IQK, 0xffffff00, 0x808000);
|
||
|
|
|
||
|
|
/* IQK setting */
|
||
|
|
odm_set_bb_reg(dm, REG_TX_IQK, MASKDWORD, 0x01007c00);
|
||
|
|
odm_set_bb_reg(dm, REG_RX_IQK, MASKDWORD, 0x01004800);
|
||
|
|
|
||
|
|
/* path-A IQK setting */
|
||
|
|
odm_set_bb_reg(dm, REG_TX_IQK_TONE_A, MASKDWORD, 0x18008c1c);
|
||
|
|
odm_set_bb_reg(dm, REG_RX_IQK_TONE_A, MASKDWORD, 0x38008c1c);
|
||
|
|
odm_set_bb_reg(dm, REG_TX_IQK_TONE_B, MASKDWORD, 0x38008c1c);
|
||
|
|
odm_set_bb_reg(dm, REG_RX_IQK_TONE_B, MASKDWORD, 0x38008c1c);
|
||
|
|
|
||
|
|
odm_set_bb_reg(dm, REG_TX_IQK_PI_A, MASKDWORD, 0x8216031f);
|
||
|
|
odm_set_bb_reg(dm, REG_RX_IQK_PI_A, MASKDWORD, 0x6816031f);
|
||
|
|
|
||
|
|
/* LO calibration setting
|
||
|
|
* RF_DBG(dm,DBG_RF_IQK, "LO calibration setting!\n"); */
|
||
|
|
odm_set_bb_reg(dm, REG_IQK_AGC_RSP, MASKDWORD, 0x0046a911);
|
||
|
|
|
||
|
|
/* One shot, path A LOK & IQK
|
||
|
|
* RF_DBG(dm,DBG_RF_IQK, "One shot, path A LOK & IQK!\n"); */
|
||
|
|
odm_set_bb_reg(dm, REG_IQK_AGC_PTS, MASKDWORD, 0xf9000000);
|
||
|
|
odm_set_bb_reg(dm, REG_IQK_AGC_PTS, MASKDWORD, 0xf8000000);
|
||
|
|
|
||
|
|
/* delay x ms
|
||
|
|
* RF_DBG(dm,DBG_RF_IQK, "delay %d ms for One shot, path A LOK & IQK.\n", IQK_DELAY_TIME_92E); */
|
||
|
|
/* platform_stall_execution(IQK_DELAY_TIME_92E*1000); */
|
||
|
|
ODM_delay_ms(IQK_DELAY_TIME_92E);
|
||
|
|
|
||
|
|
|
||
|
|
/* Check failed */
|
||
|
|
reg_eac = odm_get_bb_reg(dm, REG_RX_POWER_AFTER_IQK_A_2, MASKDWORD);
|
||
|
|
reg_e94 = odm_get_bb_reg(dm, REG_TX_POWER_BEFORE_IQK_A, MASKDWORD);
|
||
|
|
reg_e9c = odm_get_bb_reg(dm, REG_TX_POWER_AFTER_IQK_A, MASKDWORD);
|
||
|
|
RF_DBG(dm, DBG_RF_IQK, "0xeac = 0x%x\n", reg_eac);
|
||
|
|
RF_DBG(dm, DBG_RF_IQK, "0xe94 = 0x%x, 0xe9c = 0x%x\n", reg_e94, reg_e9c);
|
||
|
|
/*monitor image power before & after IQK*/
|
||
|
|
RF_DBG(dm, DBG_RF_IQK, "0xe90(before IQK)= 0x%x, 0xe98(afer IQK) = 0x%x\n",
|
||
|
|
odm_get_bb_reg(dm, R_0xe90, MASKDWORD), odm_get_bb_reg(dm, R_0xe98, MASKDWORD));
|
||
|
|
|
||
|
|
if (!(reg_eac & BIT(28)) &&
|
||
|
|
(((reg_e94 & 0x03FF0000) >> 16) != 0x142) &&
|
||
|
|
(((reg_e9c & 0x03FF0000) >> 16) != 0x42))
|
||
|
|
result |= 0x01;
|
||
|
|
else { /*if Tx not OK, ignore Rx*/
|
||
|
|
/* PA/PAD controlled by 0x0*/
|
||
|
|
odm_set_bb_reg(dm, REG_FPGA0_IQK, 0xffffff00, 0x000000);
|
||
|
|
odm_set_rf_reg(dm, RF_PATH_A, RF_0xdf, RFREGOFFSETMASK, 0x180);
|
||
|
|
RF_DBG(dm, DBG_RF_IQK, "pathA get TXIMR is not success\n");
|
||
|
|
return result;
|
||
|
|
|
||
|
|
}
|
||
|
|
|
||
|
|
u4tmp = 0x80007C00 | (reg_e94 & 0x3FF0000) | ((reg_e9c & 0x3FF0000) >> 16);
|
||
|
|
odm_set_bb_reg(dm, REG_TX_IQK, MASKDWORD, u4tmp);
|
||
|
|
RF_DBG(dm, DBG_RF_IQK, "0xe40 = 0x%x u4tmp = 0x%x\n", odm_get_bb_reg(dm, REG_TX_IQK, MASKDWORD), u4tmp);
|
||
|
|
|
||
|
|
|
||
|
|
/* 1 RX IQK */
|
||
|
|
/* modify RXIQK mode table */
|
||
|
|
RF_DBG(dm, DBG_RF_IQK, "Do RXIQK!\n");
|
||
|
|
/* RF_DBG(dm,DBG_RF_IQK, "path-A Rx IQK modify RXIQK mode table 2!\n"); */
|
||
|
|
/* leave IQK mode */
|
||
|
|
odm_set_bb_reg(dm, REG_FPGA0_IQK, 0xffffff00, 0x000000);
|
||
|
|
|
||
|
|
odm_set_rf_reg(dm, RF_PATH_A, RF_WE_LUT, RFREGOFFSETMASK, 0x800a0);
|
||
|
|
odm_set_rf_reg(dm, RF_PATH_A, RF_RCK_OS, RFREGOFFSETMASK, 0x30000);
|
||
|
|
odm_set_rf_reg(dm, RF_PATH_A, RF_TXPA_G1, RFREGOFFSETMASK, 0x0000f);
|
||
|
|
odm_set_rf_reg(dm, RF_PATH_A, RF_TXPA_G2, RFREGOFFSETMASK, 0xf7ff2); /*PA off : default:0xf7ffa*/
|
||
|
|
|
||
|
|
odm_set_rf_reg(dm, RF_PATH_B, RF_WE_LUT, RFREGOFFSETMASK, 0x800a0);
|
||
|
|
odm_set_rf_reg(dm, RF_PATH_B, RF_RCK_OS, RFREGOFFSETMASK, 0x30000);
|
||
|
|
odm_set_rf_reg(dm, RF_PATH_B, RF_TXPA_G1, RFREGOFFSETMASK, 0x0000f);
|
||
|
|
odm_set_rf_reg(dm, RF_PATH_B, RF_TXPA_G2, RFREGOFFSETMASK, 0xf7ff2); /*PA off : default:0xf7ffa*/
|
||
|
|
|
||
|
|
|
||
|
|
/* PA/PAD control by 0x56, and set = 0x0 */
|
||
|
|
odm_set_rf_reg(dm, RF_PATH_A, RF_0xdf, RFREGOFFSETMASK, 0x980);
|
||
|
|
odm_set_rf_reg(dm, RF_PATH_A, RF_0x56, RFREGOFFSETMASK, 0x510e0);
|
||
|
|
/*odm_set_rf_reg(dm, RF_PATH_A, RF_0x56, RFREGOFFSETMASK, 0x51000 );*/
|
||
|
|
|
||
|
|
/*enter IQK mode*/
|
||
|
|
odm_set_bb_reg(dm, REG_FPGA0_IQK, 0xffffff00, 0x808000);
|
||
|
|
|
||
|
|
/* IQK setting */
|
||
|
|
odm_set_bb_reg(dm, REG_RX_IQK, MASKDWORD, 0x01004800);
|
||
|
|
|
||
|
|
/* path-A IQK setting */
|
||
|
|
odm_set_bb_reg(dm, REG_TX_IQK_TONE_A, MASKDWORD, 0x38008c1c);
|
||
|
|
odm_set_bb_reg(dm, REG_RX_IQK_TONE_A, MASKDWORD, 0x18008c1c);
|
||
|
|
odm_set_bb_reg(dm, REG_TX_IQK_TONE_B, MASKDWORD, 0x38008c1c);
|
||
|
|
odm_set_bb_reg(dm, REG_RX_IQK_TONE_B, MASKDWORD, 0x38008c1c);
|
||
|
|
|
||
|
|
odm_set_bb_reg(dm, REG_TX_IQK_PI_A, MASKDWORD, 0x821608ff);
|
||
|
|
odm_set_bb_reg(dm, REG_RX_IQK_PI_A, MASKDWORD, 0x281608ff);
|
||
|
|
|
||
|
|
/* odm_set_bb_reg(dm, REG_TX_IQK_PI_A, MASKDWORD, 0x82160cff);
|
||
|
|
* odm_set_bb_reg(dm, REG_RX_IQK_PI_A, MASKDWORD, 0x28160cff); */
|
||
|
|
|
||
|
|
/* LO calibration setting
|
||
|
|
* RF_DBG(dm,DBG_RF_IQK, "LO calibration setting!\n"); */
|
||
|
|
odm_set_bb_reg(dm, REG_IQK_AGC_RSP, MASKDWORD, 0x0046a891);
|
||
|
|
|
||
|
|
/* One shot, path A LOK & IQK
|
||
|
|
* RF_DBG(dm,DBG_RF_IQK, "One shot, path A LOK & IQK!\n"); */
|
||
|
|
odm_set_bb_reg(dm, REG_IQK_AGC_PTS, MASKDWORD, 0xf9000000);
|
||
|
|
odm_set_bb_reg(dm, REG_IQK_AGC_PTS, MASKDWORD, 0xf8000000);
|
||
|
|
|
||
|
|
/* delay x ms
|
||
|
|
* RF_DBG(dm,DBG_RF_IQK, "delay %d ms for One shot, path A LOK & IQK.\n", IQK_DELAY_TIME_92E); */
|
||
|
|
/* platform_stall_execution(IQK_DELAY_TIME_92E*1000); */
|
||
|
|
ODM_delay_ms(IQK_DELAY_TIME_92E);
|
||
|
|
|
||
|
|
/* Check failed */
|
||
|
|
reg_eac = odm_get_bb_reg(dm, REG_RX_POWER_AFTER_IQK_A_2, MASKDWORD);
|
||
|
|
reg_ea4 = odm_get_bb_reg(dm, REG_RX_POWER_BEFORE_IQK_A_2, MASKDWORD);
|
||
|
|
RF_DBG(dm, DBG_RF_IQK, "0xeac = 0x%x\n", reg_eac);
|
||
|
|
RF_DBG(dm, DBG_RF_IQK, "0xea4 = 0x%x, 0xeac = 0x%x\n", reg_ea4, reg_eac);
|
||
|
|
/* monitor image power before & after IQK */
|
||
|
|
RF_DBG(dm, DBG_RF_IQK, "0xea0(before IQK)= 0x%x, 0xea8(afer IQK) = 0x%x\n",
|
||
|
|
odm_get_bb_reg(dm, R_0xea0, MASKDWORD), odm_get_bb_reg(dm, R_0xea8, MASKDWORD));
|
||
|
|
|
||
|
|
/* PA/PAD controlled by 0x0 */
|
||
|
|
/* leave IQK mode */
|
||
|
|
odm_set_bb_reg(dm, REG_FPGA0_IQK, 0xffffff00, 0x000000);
|
||
|
|
odm_set_rf_reg(dm, RF_PATH_A, RF_0xdf, RFREGOFFSETMASK, 0x180);
|
||
|
|
|
||
|
|
if (!(reg_eac & BIT(27)) && /*if Tx is OK, check whether Rx is OK*/
|
||
|
|
(((reg_ea4 & 0x03FF0000) >> 16) != 0x132) &&
|
||
|
|
(((reg_eac & 0x03FF0000) >> 16) != 0x36))
|
||
|
|
result |= 0x02;
|
||
|
|
else
|
||
|
|
RF_DBG(dm, DBG_RF_IQK, "path A Rx IQK is not success!!\n");
|
||
|
|
|
||
|
|
return result;
|
||
|
|
|
||
|
|
|
||
|
|
}
|
||
|
|
|
||
|
|
u8 /* bit0 = 1 => Tx OK, bit1 = 1 => Rx OK */
|
||
|
|
phy_path_b_iqk_8192e(
|
||
|
|
struct dm_struct *dm
|
||
|
|
)
|
||
|
|
{
|
||
|
|
u32 reg_eac, reg_eb4, reg_ebc;
|
||
|
|
u8 result = 0x00;
|
||
|
|
|
||
|
|
RF_DBG(dm, DBG_RF_IQK, "path B IQK!\n");
|
||
|
|
/*1 Tx IQK*/
|
||
|
|
/* path-B IQK setting
|
||
|
|
* RF_DBG(dm,DBG_RF_IQK, "path-B IQK setting!\n"); */
|
||
|
|
|
||
|
|
/*disable path-A PI, prevent path-A re-LOK*/
|
||
|
|
odm_set_bb_reg(dm, R_0x820, BIT(8), 0x0);
|
||
|
|
|
||
|
|
/* PA/PAD controlled by 0x0 */
|
||
|
|
odm_set_bb_reg(dm, REG_FPGA0_IQK, 0xffffff00, 0x000000);
|
||
|
|
odm_set_rf_reg(dm, RF_PATH_B, RF_0xdf, RFREGOFFSETMASK, 0x180);
|
||
|
|
|
||
|
|
|
||
|
|
/* modify TXIQK mode table */
|
||
|
|
odm_set_rf_reg(dm, RF_PATH_B, RF_WE_LUT, RFREGOFFSETMASK, 0x800a0);
|
||
|
|
odm_set_rf_reg(dm, RF_PATH_B, RF_RCK_OS, RFREGOFFSETMASK, 0x20000);
|
||
|
|
odm_set_rf_reg(dm, RF_PATH_B, RF_TXPA_G1, RFREGOFFSETMASK, 0x0000f);
|
||
|
|
odm_set_rf_reg(dm, RF_PATH_B, RF_TXPA_G2, RFREGOFFSETMASK, 0x07f77); /* PA off, default: 0x7f7f */
|
||
|
|
|
||
|
|
odm_set_bb_reg(dm, REG_FPGA0_IQK, 0xffffff00, 0x808000);
|
||
|
|
|
||
|
|
odm_set_bb_reg(dm, REG_TX_IQK_TONE_A, MASKDWORD, 0x38008c1c);
|
||
|
|
odm_set_bb_reg(dm, REG_RX_IQK_TONE_A, MASKDWORD, 0x38008c1c);
|
||
|
|
odm_set_bb_reg(dm, REG_TX_IQK_TONE_B, MASKDWORD, 0x18008c1c);
|
||
|
|
odm_set_bb_reg(dm, REG_RX_IQK_TONE_B, MASKDWORD, 0x38008c1c);
|
||
|
|
|
||
|
|
odm_set_bb_reg(dm, REG_TX_IQK_PI_B, MASKDWORD, 0x82140303);
|
||
|
|
odm_set_bb_reg(dm, REG_RX_IQK_PI_B, MASKDWORD, 0x68160000);
|
||
|
|
|
||
|
|
/* LO calibration setting
|
||
|
|
* RF_DBG(dm,DBG_RF_IQK, "LO calibration setting!\n"); */
|
||
|
|
odm_set_bb_reg(dm, REG_IQK_AGC_RSP, MASKDWORD, 0x00462911);
|
||
|
|
|
||
|
|
/* One shot, path B LOK & IQK
|
||
|
|
* RF_DBG(dm,DBG_RF_IQK, "One shot, path B LOK & IQK!\n"); */
|
||
|
|
odm_set_bb_reg(dm, REG_IQK_AGC_PTS, MASKDWORD, 0xfa000000);
|
||
|
|
odm_set_bb_reg(dm, REG_IQK_AGC_PTS, MASKDWORD, 0xf8000000);
|
||
|
|
|
||
|
|
/* odm_set_bb_reg(dm, REG_IQK_AGC_CONT, MASKDWORD, 0x00000002);
|
||
|
|
* odm_set_bb_reg(dm, REG_IQK_AGC_CONT, MASKDWORD, 0x00000000); */
|
||
|
|
|
||
|
|
/* delay x ms
|
||
|
|
* RF_DBG(dm,DBG_RF_IQK, "delay %d ms for One shot, path B LOK & IQK.\n", IQK_DELAY_TIME_92E); */
|
||
|
|
/* platform_stall_execution(IQK_DELAY_TIME_92E*1000); */
|
||
|
|
ODM_delay_ms(IQK_DELAY_TIME_92E);
|
||
|
|
|
||
|
|
/*enable path-A PI*/
|
||
|
|
odm_set_bb_reg(dm, R_0x820, BIT(8), 0x1);
|
||
|
|
|
||
|
|
/* Check failed */
|
||
|
|
reg_eac = odm_get_bb_reg(dm, REG_RX_POWER_AFTER_IQK_A_2, MASKDWORD);
|
||
|
|
reg_eb4 = odm_get_bb_reg(dm, REG_TX_POWER_BEFORE_IQK_B, MASKDWORD);
|
||
|
|
reg_ebc = odm_get_bb_reg(dm, REG_TX_POWER_AFTER_IQK_B, MASKDWORD);
|
||
|
|
RF_DBG(dm, DBG_RF_IQK, "0xeac = 0x%x\n", reg_eac);
|
||
|
|
RF_DBG(dm, DBG_RF_IQK, "0xeb4 = 0x%x, 0xebc = 0x%x\n", reg_eb4, reg_ebc);
|
||
|
|
/*monitor image power before & after IQK*/
|
||
|
|
RF_DBG(dm, DBG_RF_IQK, "0xeb0(before IQK)= 0x%x, 0xeb8(afer IQK) = 0x%x\n",
|
||
|
|
odm_get_bb_reg(dm, R_0xeb0, MASKDWORD), odm_get_bb_reg(dm, R_0xeb8, MASKDWORD));
|
||
|
|
|
||
|
|
|
||
|
|
if (!(reg_eac & BIT(31)) &&
|
||
|
|
(((reg_eb4 & 0x03FF0000) >> 16) != 0x142) &&
|
||
|
|
(((reg_ebc & 0x03FF0000) >> 16) != 0x42))
|
||
|
|
result |= 0x01;
|
||
|
|
else
|
||
|
|
RF_DBG(dm, DBG_RF_IQK, "path B TX IQK is not success\n");
|
||
|
|
|
||
|
|
return result;
|
||
|
|
}
|
||
|
|
|
||
|
|
|
||
|
|
|
||
|
|
u8 /* bit0 = 1 => Tx OK, bit1 = 1 => Rx OK */
|
||
|
|
phy_path_b_rx_iqk_92e(
|
||
|
|
struct dm_struct *dm,
|
||
|
|
boolean config_path_b
|
||
|
|
)
|
||
|
|
{
|
||
|
|
u32 reg_eac, reg_eb4, reg_ebc, reg_ecc, reg_ec4, u4tmp;
|
||
|
|
u8 result = 0x00;
|
||
|
|
|
||
|
|
RF_DBG(dm, DBG_RF_IQK, "path B Rx IQK!\n");
|
||
|
|
|
||
|
|
/* 1 Get TXIMR setting */
|
||
|
|
RF_DBG(dm, DBG_RF_IQK, "Get RXIQK TXIMR!\n");
|
||
|
|
/* modify RXIQK mode table
|
||
|
|
* RF_DBG(dm,DBG_RF_IQK, "path-B Rx IQK modify RXIQK mode table!\n"); */
|
||
|
|
odm_set_bb_reg(dm, REG_FPGA0_IQK, 0xffffff00, 0x000000);
|
||
|
|
|
||
|
|
odm_set_rf_reg(dm, RF_PATH_B, RF_WE_LUT, RFREGOFFSETMASK, 0x800a0);
|
||
|
|
odm_set_rf_reg(dm, RF_PATH_B, RF_RCK_OS, RFREGOFFSETMASK, 0x30000);
|
||
|
|
odm_set_rf_reg(dm, RF_PATH_B, RF_TXPA_G1, RFREGOFFSETMASK, 0x0000f);
|
||
|
|
odm_set_rf_reg(dm, RF_PATH_B, RF_TXPA_G2, RFREGOFFSETMASK, 0xf1173); /*PA off, default: 0xf117b*/
|
||
|
|
|
||
|
|
odm_set_rf_reg(dm, RF_PATH_A, RF_WE_LUT, RFREGOFFSETMASK, 0x800a0);
|
||
|
|
odm_set_rf_reg(dm, RF_PATH_A, RF_RCK_OS, RFREGOFFSETMASK, 0x30000);
|
||
|
|
odm_set_rf_reg(dm, RF_PATH_A, RF_TXPA_G1, RFREGOFFSETMASK, 0x0000f);
|
||
|
|
odm_set_rf_reg(dm, RF_PATH_A, RF_TXPA_G2, RFREGOFFSETMASK, 0xf1173); /*PA off, default: 0xf117b*/
|
||
|
|
|
||
|
|
/* PA/PAD all off */
|
||
|
|
odm_set_rf_reg(dm, RF_PATH_B, RF_0xdf, RFREGOFFSETMASK, 0x980);
|
||
|
|
odm_set_rf_reg(dm, RF_PATH_B, RF_0x56, RFREGOFFSETMASK, 0x511e0);
|
||
|
|
|
||
|
|
odm_set_bb_reg(dm, REG_FPGA0_IQK, 0xffffff00, 0x808000);
|
||
|
|
|
||
|
|
/* IQK setting */
|
||
|
|
odm_set_bb_reg(dm, REG_TX_IQK, MASKDWORD, 0x01007c00);
|
||
|
|
odm_set_bb_reg(dm, REG_RX_IQK, MASKDWORD, 0x01004800);
|
||
|
|
|
||
|
|
/* path-B IQK setting */
|
||
|
|
odm_set_bb_reg(dm, REG_TX_IQK_TONE_A, MASKDWORD, 0x38008c1c);
|
||
|
|
odm_set_bb_reg(dm, REG_RX_IQK_TONE_A, MASKDWORD, 0x38008c1c);
|
||
|
|
odm_set_bb_reg(dm, REG_TX_IQK_TONE_B, MASKDWORD, 0x18008c1c);
|
||
|
|
odm_set_bb_reg(dm, REG_RX_IQK_TONE_B, MASKDWORD, 0x38008c1c);
|
||
|
|
|
||
|
|
odm_set_bb_reg(dm, REG_TX_IQK_PI_B, MASKDWORD, 0x8216031f);
|
||
|
|
odm_set_bb_reg(dm, REG_RX_IQK_PI_B, MASKDWORD, 0x6816031f);
|
||
|
|
|
||
|
|
/* LO calibration setting
|
||
|
|
* RF_DBG(dm,DBG_RF_IQK, "LO calibration setting!\n"); */
|
||
|
|
odm_set_bb_reg(dm, REG_IQK_AGC_RSP, MASKDWORD, 0x0046a911);
|
||
|
|
|
||
|
|
/* One shot, path B LOK & IQK
|
||
|
|
* RF_DBG(dm,DBG_RF_IQK, "One shot, path B LOK & IQK!\n"); */
|
||
|
|
odm_set_bb_reg(dm, REG_IQK_AGC_PTS, MASKDWORD, 0xfa000000);
|
||
|
|
odm_set_bb_reg(dm, REG_IQK_AGC_PTS, MASKDWORD, 0xf8000000);
|
||
|
|
|
||
|
|
/* delay x ms
|
||
|
|
* RF_DBG(dm,DBG_RF_IQK, "delay %d ms for One shot, path B LOK & IQK.\n", IQK_DELAY_TIME_92E); */
|
||
|
|
/* platform_stall_execution(IQK_DELAY_TIME_92E*1000); */
|
||
|
|
ODM_delay_ms(IQK_DELAY_TIME_92E);
|
||
|
|
|
||
|
|
/* Check failed */
|
||
|
|
reg_eac = odm_get_bb_reg(dm, REG_RX_POWER_AFTER_IQK_A_2, MASKDWORD);
|
||
|
|
reg_eb4 = odm_get_bb_reg(dm, REG_TX_POWER_BEFORE_IQK_B, MASKDWORD);
|
||
|
|
reg_ebc = odm_get_bb_reg(dm, REG_TX_POWER_AFTER_IQK_B, MASKDWORD);
|
||
|
|
RF_DBG(dm, DBG_RF_IQK, "0xeac = 0x%x\n", reg_eac);
|
||
|
|
RF_DBG(dm, DBG_RF_IQK, "0xeb4 = 0x%x, 0xebc = 0x%x\n", reg_eb4, reg_ebc);
|
||
|
|
/*monitor image power before & after IQK*/
|
||
|
|
RF_DBG(dm, DBG_RF_IQK, "0xeb0(before IQK)= 0x%x, 0xeb8(afer IQK) = 0x%x\n",
|
||
|
|
odm_get_bb_reg(dm, R_0xeb0, MASKDWORD), odm_get_bb_reg(dm, R_0xeb8, MASKDWORD));
|
||
|
|
|
||
|
|
|
||
|
|
if (!(reg_eac & BIT(31)) &&
|
||
|
|
(((reg_eb4 & 0x03FF0000) >> 16) != 0x142) &&
|
||
|
|
(((reg_ebc & 0x03FF0000) >> 16) != 0x42))
|
||
|
|
result |= 0x01;
|
||
|
|
else { /*if Tx not OK, ignore Rx*/
|
||
|
|
/* PA/PAD controlled by 0x0 */
|
||
|
|
odm_set_bb_reg(dm, REG_FPGA0_IQK, 0xffffff00, 0x000000);
|
||
|
|
odm_set_rf_reg(dm, RF_PATH_B, RF_0xdf, RFREGOFFSETMASK, 0x180);
|
||
|
|
RF_DBG(dm, DBG_RF_IQK, "pathB get TXIMR is not success\n");
|
||
|
|
return result;
|
||
|
|
}
|
||
|
|
|
||
|
|
u4tmp = 0x80007C00 | (reg_eb4 & 0x3FF0000) | ((reg_ebc & 0x3FF0000) >> 16);
|
||
|
|
odm_set_bb_reg(dm, REG_TX_IQK, MASKDWORD, u4tmp);
|
||
|
|
RF_DBG(dm, DBG_RF_IQK, "0xe40 = 0x%x u4tmp = 0x%x\n", odm_get_bb_reg(dm, REG_TX_IQK, MASKDWORD), u4tmp);
|
||
|
|
|
||
|
|
|
||
|
|
/* 1 RX IQK */
|
||
|
|
RF_DBG(dm, DBG_RF_IQK, "Do RXIQK!\n");
|
||
|
|
|
||
|
|
/* modify RXIQK mode table
|
||
|
|
* RF_DBG(dm,DBG_RF_IQK, "path-B Rx IQK modify RXIQK mode table 2!\n"); */
|
||
|
|
odm_set_bb_reg(dm, REG_FPGA0_IQK, 0xffffff00, 0x000000);
|
||
|
|
|
||
|
|
odm_set_rf_reg(dm, RF_PATH_B, RF_WE_LUT, RFREGOFFSETMASK, 0x800a0);
|
||
|
|
odm_set_rf_reg(dm, RF_PATH_B, RF_RCK_OS, RFREGOFFSETMASK, 0x30000);
|
||
|
|
odm_set_rf_reg(dm, RF_PATH_B, RF_TXPA_G1, RFREGOFFSETMASK, 0x0000f);
|
||
|
|
odm_set_rf_reg(dm, RF_PATH_B, RF_TXPA_G2, RFREGOFFSETMASK, 0xf7ff2); /* PA off, default:0xf7ffa*/
|
||
|
|
|
||
|
|
odm_set_rf_reg(dm, RF_PATH_A, RF_WE_LUT, RFREGOFFSETMASK, 0x800a0);
|
||
|
|
odm_set_rf_reg(dm, RF_PATH_A, RF_RCK_OS, RFREGOFFSETMASK, 0x30000);
|
||
|
|
odm_set_rf_reg(dm, RF_PATH_A, RF_TXPA_G1, RFREGOFFSETMASK, 0x0000f);
|
||
|
|
odm_set_rf_reg(dm, RF_PATH_A, RF_TXPA_G2, RFREGOFFSETMASK, 0xf7ff2); /* PA off, default:0xf7ffa*/
|
||
|
|
|
||
|
|
/* PA/PAD all off */
|
||
|
|
odm_set_rf_reg(dm, RF_PATH_B, RF_0xdf, RFREGOFFSETMASK, 0x980);
|
||
|
|
odm_set_rf_reg(dm, RF_PATH_B, RF_0x56, RFREGOFFSETMASK, 0x510e0);
|
||
|
|
/* odm_set_rf_reg(dm, RF_PATH_B, RF_0x56, RFREGOFFSETMASK, 0x51000 ); */
|
||
|
|
|
||
|
|
odm_set_bb_reg(dm, REG_FPGA0_IQK, 0xffffff00, 0x808000);
|
||
|
|
|
||
|
|
/* IQK setting */
|
||
|
|
odm_set_bb_reg(dm, REG_RX_IQK, MASKDWORD, 0x01004800);
|
||
|
|
|
||
|
|
/* path-B IQK setting */
|
||
|
|
odm_set_bb_reg(dm, REG_TX_IQK_TONE_A, MASKDWORD, 0x38008c1c);
|
||
|
|
odm_set_bb_reg(dm, REG_RX_IQK_TONE_A, MASKDWORD, 0x38008c1c);
|
||
|
|
odm_set_bb_reg(dm, REG_TX_IQK_TONE_B, MASKDWORD, 0x38008c1c);
|
||
|
|
odm_set_bb_reg(dm, REG_RX_IQK_TONE_B, MASKDWORD, 0x18008c1c);
|
||
|
|
|
||
|
|
odm_set_bb_reg(dm, REG_TX_IQK_PI_B, MASKDWORD, 0x821608ff);
|
||
|
|
odm_set_bb_reg(dm, REG_RX_IQK_PI_B, MASKDWORD, 0x281608ff);
|
||
|
|
|
||
|
|
/* odm_set_bb_reg(dm, REG_TX_IQK_PI_B, MASKDWORD, 0x82160cff);
|
||
|
|
* odm_set_bb_reg(dm, REG_RX_IQK_PI_B, MASKDWORD, 0x28160cff); */
|
||
|
|
|
||
|
|
/* LO calibration setting
|
||
|
|
* RF_DBG(dm,DBG_RF_IQK, "LO calibration setting!\n"); */
|
||
|
|
odm_set_bb_reg(dm, REG_IQK_AGC_RSP, MASKDWORD, 0x0046a891);
|
||
|
|
|
||
|
|
/* One shot, path B LOK & IQK
|
||
|
|
* RF_DBG(dm,DBG_RF_IQK, "One shot, path B LOK & IQK!\n"); */
|
||
|
|
odm_set_bb_reg(dm, REG_IQK_AGC_PTS, MASKDWORD, 0xfa000000);
|
||
|
|
odm_set_bb_reg(dm, REG_IQK_AGC_PTS, MASKDWORD, 0xf8000000);
|
||
|
|
|
||
|
|
/* delay x ms
|
||
|
|
* RF_DBG(dm,DBG_RF_IQK, "delay %d ms for One shot, path B LOK & IQK.\n", IQK_DELAY_TIME_92E); */
|
||
|
|
/* platform_stall_execution(IQK_DELAY_TIME_92E*1000); */
|
||
|
|
ODM_delay_ms(IQK_DELAY_TIME_92E);
|
||
|
|
|
||
|
|
|
||
|
|
/* Check failed */
|
||
|
|
reg_eac = odm_get_bb_reg(dm, REG_RX_POWER_AFTER_IQK_A_2, MASKDWORD);
|
||
|
|
reg_ec4 = odm_get_bb_reg(dm, REG_RX_POWER_BEFORE_IQK_B_2, MASKDWORD);
|
||
|
|
reg_ecc = odm_get_bb_reg(dm, REG_RX_POWER_AFTER_IQK_B_2, MASKDWORD);
|
||
|
|
RF_DBG(dm, DBG_RF_IQK, "0xeac = 0x%x\n", reg_eac);
|
||
|
|
RF_DBG(dm, DBG_RF_IQK, "0xec4 = 0x%x, 0xecc = 0x%x\n", reg_ec4, reg_ecc);
|
||
|
|
/* monitor image power before & after IQK */
|
||
|
|
RF_DBG(dm, DBG_RF_IQK, "0xec0(before IQK)= 0x%x, 0xec8(afer IQK) = 0x%x\n",
|
||
|
|
odm_get_bb_reg(dm, R_0xec0, MASKDWORD), odm_get_bb_reg(dm, R_0xec8, MASKDWORD));
|
||
|
|
|
||
|
|
/* PA/PAD controlled by 0x0 */
|
||
|
|
/* leave IQK mode */
|
||
|
|
odm_set_bb_reg(dm, REG_FPGA0_IQK, 0xffffff00, 0x000000);
|
||
|
|
odm_set_rf_reg(dm, RF_PATH_B, RF_0xdf, RFREGOFFSETMASK, 0x180);
|
||
|
|
|
||
|
|
if (!(reg_eac & BIT(30)) &&/*if Tx is OK, check whether Rx is OK*/
|
||
|
|
(((reg_ec4 & 0x03FF0000) >> 16) != 0x132) &&
|
||
|
|
(((reg_ecc & 0x03FF0000) >> 16) != 0x36))
|
||
|
|
result |= 0x02;
|
||
|
|
else
|
||
|
|
RF_DBG(dm, DBG_RF_IQK, "path B Rx IQK is not success!!\n");
|
||
|
|
|
||
|
|
return result;
|
||
|
|
|
||
|
|
|
||
|
|
}
|
||
|
|
|
||
|
|
|
||
|
|
void
|
||
|
|
_phy_path_a_fill_iqk_matrix_92e(
|
||
|
|
struct dm_struct *dm,
|
||
|
|
boolean is_iqk_ok,
|
||
|
|
s32 result[][8],
|
||
|
|
u8 final_candidate,
|
||
|
|
boolean is_tx_only
|
||
|
|
)
|
||
|
|
{
|
||
|
|
u32 oldval_0, X, TX0_A, reg;
|
||
|
|
s32 Y, TX0_C;
|
||
|
|
|
||
|
|
RF_DBG(dm, DBG_RF_IQK, "path A IQ Calibration %s !\n", (is_iqk_ok) ? "Success" : "Failed");
|
||
|
|
|
||
|
|
if (final_candidate == 0xFF)
|
||
|
|
return;
|
||
|
|
|
||
|
|
else if (is_iqk_ok) {
|
||
|
|
oldval_0 = (odm_get_bb_reg(dm, REG_OFDM_0_XA_TX_IQ_IMBALANCE, MASKDWORD) >> 22) & 0x3FF;
|
||
|
|
|
||
|
|
X = result[final_candidate][0];
|
||
|
|
if ((X & 0x00000200) != 0)
|
||
|
|
X = X | 0xFFFFFC00;
|
||
|
|
TX0_A = (X * oldval_0) >> 8;
|
||
|
|
RF_DBG(dm, DBG_RF_IQK, "X = 0x%x, TX0_A = 0x%x, oldval_0 0x%x\n", X, TX0_A, oldval_0);
|
||
|
|
odm_set_bb_reg(dm, REG_OFDM_0_XA_TX_IQ_IMBALANCE, 0x3FF, TX0_A);
|
||
|
|
|
||
|
|
odm_set_bb_reg(dm, REG_OFDM_0_ECCA_THRESHOLD, BIT(31), ((X * oldval_0 >> 7) & 0x1));
|
||
|
|
|
||
|
|
Y = result[final_candidate][1];
|
||
|
|
if ((Y & 0x00000200) != 0)
|
||
|
|
Y = Y | 0xFFFFFC00;
|
||
|
|
|
||
|
|
|
||
|
|
TX0_C = (Y * oldval_0) >> 8;
|
||
|
|
RF_DBG(dm, DBG_RF_IQK, "Y = 0x%x, TX = 0x%x\n", Y, TX0_C);
|
||
|
|
odm_set_bb_reg(dm, REG_OFDM_0_XC_TX_AFE, 0xF0000000, ((TX0_C & 0x3C0) >> 6));
|
||
|
|
odm_set_bb_reg(dm, REG_OFDM_0_XA_TX_IQ_IMBALANCE, 0x003F0000, (TX0_C & 0x3F));
|
||
|
|
|
||
|
|
odm_set_bb_reg(dm, REG_OFDM_0_ECCA_THRESHOLD, BIT(29), ((Y * oldval_0 >> 7) & 0x1));
|
||
|
|
|
||
|
|
if (is_tx_only) {
|
||
|
|
RF_DBG(dm, DBG_RF_IQK, "_phy_path_a_fill_iqk_matrix_92e only Tx OK\n");
|
||
|
|
return;
|
||
|
|
}
|
||
|
|
|
||
|
|
reg = result[final_candidate][2];
|
||
|
|
#if (DM_ODM_SUPPORT_TYPE == ODM_AP)
|
||
|
|
if (RTL_ABS(reg, 0x100) >= 16)
|
||
|
|
reg = 0x100;
|
||
|
|
#endif
|
||
|
|
odm_set_bb_reg(dm, REG_OFDM_0_XA_RX_IQ_IMBALANCE, 0x3FF, reg);
|
||
|
|
|
||
|
|
reg = result[final_candidate][3] & 0x3F;
|
||
|
|
odm_set_bb_reg(dm, REG_OFDM_0_XA_RX_IQ_IMBALANCE, 0xFC00, reg);
|
||
|
|
|
||
|
|
reg = (result[final_candidate][3] >> 6) & 0xF;
|
||
|
|
odm_set_bb_reg(dm, REG_OFDM_0_RX_IQ_EXT_ANTA, 0xF0000000, reg);
|
||
|
|
}
|
||
|
|
}
|
||
|
|
|
||
|
|
void
|
||
|
|
_phy_path_b_fill_iqk_matrix_92e(
|
||
|
|
struct dm_struct *dm,
|
||
|
|
boolean is_iqk_ok,
|
||
|
|
s32 result[][8],
|
||
|
|
u8 final_candidate,
|
||
|
|
boolean is_tx_only /* do Tx only */
|
||
|
|
)
|
||
|
|
{
|
||
|
|
u32 oldval_1, X, TX1_A, reg;
|
||
|
|
s32 Y, TX1_C;
|
||
|
|
|
||
|
|
RF_DBG(dm, DBG_RF_IQK, "path B IQ Calibration %s !\n", (is_iqk_ok) ? "Success" : "Failed");
|
||
|
|
|
||
|
|
if (final_candidate == 0xFF)
|
||
|
|
return;
|
||
|
|
|
||
|
|
else if (is_iqk_ok) {
|
||
|
|
oldval_1 = (odm_get_bb_reg(dm, REG_OFDM_0_XB_TX_IQ_IMBALANCE, MASKDWORD) >> 22) & 0x3FF;
|
||
|
|
|
||
|
|
X = result[final_candidate][4];
|
||
|
|
if ((X & 0x00000200) != 0)
|
||
|
|
X = X | 0xFFFFFC00;
|
||
|
|
TX1_A = (X * oldval_1) >> 8;
|
||
|
|
RF_DBG(dm, DBG_RF_IQK, "X = 0x%x, TX1_A = 0x%x\n", X, TX1_A);
|
||
|
|
odm_set_bb_reg(dm, REG_OFDM_0_XB_TX_IQ_IMBALANCE, 0x3FF, TX1_A);
|
||
|
|
|
||
|
|
odm_set_bb_reg(dm, REG_OFDM_0_ECCA_THRESHOLD, BIT(27), ((X * oldval_1 >> 7) & 0x1));
|
||
|
|
|
||
|
|
Y = result[final_candidate][5];
|
||
|
|
if ((Y & 0x00000200) != 0)
|
||
|
|
Y = Y | 0xFFFFFC00;
|
||
|
|
|
||
|
|
TX1_C = (Y * oldval_1) >> 8;
|
||
|
|
RF_DBG(dm, DBG_RF_IQK, "Y = 0x%x, TX1_C = 0x%x\n", Y, TX1_C);
|
||
|
|
odm_set_bb_reg(dm, REG_OFDM_0_XD_TX_AFE, 0xF0000000, ((TX1_C & 0x3C0) >> 6));
|
||
|
|
odm_set_bb_reg(dm, REG_OFDM_0_XB_TX_IQ_IMBALANCE, 0x003F0000, (TX1_C & 0x3F));
|
||
|
|
|
||
|
|
odm_set_bb_reg(dm, REG_OFDM_0_ECCA_THRESHOLD, BIT(25), ((Y * oldval_1 >> 7) & 0x1));
|
||
|
|
|
||
|
|
if (is_tx_only)
|
||
|
|
return;
|
||
|
|
|
||
|
|
reg = result[final_candidate][6];
|
||
|
|
odm_set_bb_reg(dm, REG_OFDM_0_XB_RX_IQ_IMBALANCE, 0x3FF, reg);
|
||
|
|
|
||
|
|
reg = result[final_candidate][7] & 0x3F;
|
||
|
|
odm_set_bb_reg(dm, REG_OFDM_0_XB_RX_IQ_IMBALANCE, 0xFC00, reg);
|
||
|
|
|
||
|
|
reg = (result[final_candidate][7] >> 6) & 0xF;
|
||
|
|
odm_set_bb_reg(dm, REG_OFDM_0_AGC_RSSI_TABLE, 0x0000F000, reg);
|
||
|
|
}
|
||
|
|
}
|
||
|
|
|
||
|
|
void
|
||
|
|
_phy_save_adda_registers_92e(
|
||
|
|
struct dm_struct *dm,
|
||
|
|
u32 *adda_reg,
|
||
|
|
u32 *adda_backup,
|
||
|
|
u32 register_num
|
||
|
|
)
|
||
|
|
{
|
||
|
|
u32 i;
|
||
|
|
|
||
|
|
/* RF_DBG(dm,DBG_RF_IQK, "Save ADDA parameters.\n"); */
|
||
|
|
for (i = 0 ; i < register_num ; i++)
|
||
|
|
adda_backup[i] = odm_get_bb_reg(dm, adda_reg[i], MASKDWORD);
|
||
|
|
}
|
||
|
|
|
||
|
|
|
||
|
|
void
|
||
|
|
_phy_save_mac_registers_92e(
|
||
|
|
struct dm_struct *dm,
|
||
|
|
u32 *mac_reg,
|
||
|
|
u32 *mac_backup
|
||
|
|
)
|
||
|
|
{
|
||
|
|
u32 i;
|
||
|
|
/* RF_DBG(dm,DBG_RF_IQK, "Save MAC parameters.\n"); */
|
||
|
|
for (i = 0 ; i < (IQK_MAC_REG_NUM - 1); i++)
|
||
|
|
mac_backup[i] = odm_read_1byte(dm, mac_reg[i]);
|
||
|
|
mac_backup[i] = odm_read_4byte(dm, mac_reg[i]);
|
||
|
|
|
||
|
|
}
|
||
|
|
|
||
|
|
|
||
|
|
void
|
||
|
|
_phy_reload_adda_registers_92e(
|
||
|
|
struct dm_struct *dm,
|
||
|
|
u32 *adda_reg,
|
||
|
|
u32 *adda_backup,
|
||
|
|
u32 regiester_num
|
||
|
|
)
|
||
|
|
{
|
||
|
|
u32 i;
|
||
|
|
|
||
|
|
RF_DBG(dm, DBG_RF_IQK, "Reload ADDA power saving parameters !\n");
|
||
|
|
for (i = 0 ; i < regiester_num; i++)
|
||
|
|
odm_set_bb_reg(dm, adda_reg[i], MASKDWORD, adda_backup[i]);
|
||
|
|
}
|
||
|
|
|
||
|
|
void
|
||
|
|
_phy_reload_mac_registers_92e(
|
||
|
|
struct dm_struct *dm,
|
||
|
|
u32 *mac_reg,
|
||
|
|
u32 *mac_backup
|
||
|
|
)
|
||
|
|
{
|
||
|
|
u32 i;
|
||
|
|
|
||
|
|
RF_DBG(dm, DBG_RF_IQK, "Reload MAC parameters !\n");
|
||
|
|
#if 1
|
||
|
|
odm_set_bb_reg(dm, R_0x520, MASKBYTE2, 0x0);
|
||
|
|
#else
|
||
|
|
for (i = 0 ; i < (IQK_MAC_REG_NUM - 1); i++)
|
||
|
|
odm_write_1byte(dm, mac_reg[i], (u8)mac_backup[i]);
|
||
|
|
odm_write_4byte(dm, mac_reg[i], mac_backup[i]);
|
||
|
|
#endif
|
||
|
|
}
|
||
|
|
|
||
|
|
|
||
|
|
void
|
||
|
|
_phy_path_adda_on_92e(
|
||
|
|
struct dm_struct *dm,
|
||
|
|
u32 *adda_reg,
|
||
|
|
boolean is_path_a_on,
|
||
|
|
boolean is2T
|
||
|
|
)
|
||
|
|
{
|
||
|
|
u32 path_on;
|
||
|
|
u32 i;
|
||
|
|
|
||
|
|
/* RF_DBG(dm,DBG_RF_IQK, "ADDA ON.\n"); */
|
||
|
|
|
||
|
|
path_on = is_path_a_on ? 0x0fc01616 : 0x0fc01616;
|
||
|
|
if (false == is2T) {
|
||
|
|
path_on = 0x0fc01616;
|
||
|
|
odm_set_bb_reg(dm, adda_reg[0], MASKDWORD, 0x0fc01616);
|
||
|
|
} else
|
||
|
|
odm_set_bb_reg(dm, adda_reg[0], MASKDWORD, path_on);
|
||
|
|
|
||
|
|
for (i = 1 ; i < IQK_ADDA_REG_NUM ; i++)
|
||
|
|
odm_set_bb_reg(dm, adda_reg[i], MASKDWORD, path_on);
|
||
|
|
|
||
|
|
}
|
||
|
|
|
||
|
|
void
|
||
|
|
_phy_mac_setting_calibration_92e(
|
||
|
|
struct dm_struct *dm,
|
||
|
|
u32 *mac_reg,
|
||
|
|
u32 *mac_backup
|
||
|
|
)
|
||
|
|
{
|
||
|
|
/* u32 i = 0; */
|
||
|
|
/* RF_DBG(dm,DBG_RF_IQK, "MAC settings for Calibration.\n"); */
|
||
|
|
/*
|
||
|
|
odm_write_1byte(dm, mac_reg[i], 0x3F);
|
||
|
|
|
||
|
|
for(i = 1 ; i < (IQK_MAC_REG_NUM - 1); i++){
|
||
|
|
odm_write_1byte(dm, mac_reg[i], (u8)(mac_backup[i]&(~BIT(3))));
|
||
|
|
}
|
||
|
|
odm_write_1byte(dm, mac_reg[i], (u8)(mac_backup[i]&(~BIT(5))));
|
||
|
|
*/
|
||
|
|
#if 1
|
||
|
|
odm_set_bb_reg(dm, R_0x520, MASKBYTE2, 0xff);
|
||
|
|
#else
|
||
|
|
odm_set_bb_reg(dm, R_0x522, MASKBYTE0, 0x7f);
|
||
|
|
odm_set_bb_reg(dm, R_0x550, MASKBYTE0, 0x15);
|
||
|
|
odm_set_bb_reg(dm, R_0x551, MASKBYTE0, 0x00);
|
||
|
|
#endif
|
||
|
|
|
||
|
|
while ((((odm_get_rf_reg(dm, 0x0, RF_0x0, bMaskDWord) & 0xf0000) >> 16) == 0x2) && (((odm_get_rf_reg(dm, 0x1, RF_0x0, bMaskDWord) & 0xf0000) >> 16) == 0x2))
|
||
|
|
ODM_delay_ms(1);
|
||
|
|
|
||
|
|
}
|
||
|
|
|
||
|
|
void
|
||
|
|
_phy_path_a_stand_by_92e(
|
||
|
|
struct dm_struct *dm
|
||
|
|
)
|
||
|
|
{
|
||
|
|
RF_DBG(dm, DBG_RF_IQK, "path-A standby mode!\n");
|
||
|
|
|
||
|
|
odm_set_bb_reg(dm, REG_FPGA0_IQK, 0xffffff00, 0x0);
|
||
|
|
/* odm_set_bb_reg(dm, R_0x840, MASKDWORD, 0x00010000); */
|
||
|
|
odm_set_rf_reg(dm, 0x0, RF_0x0, RFREGOFFSETMASK, 0x10000);
|
||
|
|
odm_set_bb_reg(dm, REG_FPGA0_IQK, 0xffffff00, 0x808000);
|
||
|
|
}
|
||
|
|
|
||
|
|
void
|
||
|
|
_phy_pi_mode_switch_92e(
|
||
|
|
struct dm_struct *dm,
|
||
|
|
boolean pi_mode
|
||
|
|
)
|
||
|
|
{
|
||
|
|
u32 mode;
|
||
|
|
/* RF_DBG(dm,DBG_RF_IQK, "BB Switch to %s mode!\n", (pi_mode ? "PI" : "SI")); */
|
||
|
|
|
||
|
|
mode = pi_mode ? 0x01000100 : 0x01000000;
|
||
|
|
odm_set_bb_reg(dm, REG_FPGA0_XA_HSSI_PARAMETER1, MASKDWORD, mode);
|
||
|
|
odm_set_bb_reg(dm, REG_FPGA0_XB_HSSI_PARAMETER1, MASKDWORD, mode);
|
||
|
|
}
|
||
|
|
|
||
|
|
boolean
|
||
|
|
phy_simularity_compare_8192e(
|
||
|
|
struct dm_struct *dm,
|
||
|
|
s32 result[][8],
|
||
|
|
u8 c1,
|
||
|
|
u8 c2
|
||
|
|
)
|
||
|
|
{
|
||
|
|
u32 i, j, diff, simularity_bit_map, bound = 0;
|
||
|
|
u8 final_candidate[2] = {0xFF, 0xFF}; /* for path A and path B */
|
||
|
|
boolean is_result = true;
|
||
|
|
/*#if !(DM_ODM_SUPPORT_TYPE & ODM_AP)*/
|
||
|
|
/* bool is2T = IS_92C_SERIAL( hal_data->version_id);*/
|
||
|
|
/*#else*/
|
||
|
|
boolean is2T = true;
|
||
|
|
/*#endif*/
|
||
|
|
|
||
|
|
s32 tmp1 = 0, tmp2 = 0;
|
||
|
|
|
||
|
|
if (is2T)
|
||
|
|
bound = 8;
|
||
|
|
else
|
||
|
|
bound = 4;
|
||
|
|
|
||
|
|
RF_DBG(dm, DBG_RF_IQK, "===> IQK:phy_simularity_compare_8192e c1 %d c2 %d!!!\n", c1, c2);
|
||
|
|
|
||
|
|
|
||
|
|
simularity_bit_map = 0;
|
||
|
|
|
||
|
|
for (i = 0; i < bound; i++) {
|
||
|
|
|
||
|
|
if ((i == 1) || (i == 3) || (i == 5) || (i == 7)) {
|
||
|
|
if ((result[c1][i] & 0x00000200) != 0)
|
||
|
|
tmp1 = result[c1][i] | 0xFFFFFC00;
|
||
|
|
else
|
||
|
|
tmp1 = result[c1][i];
|
||
|
|
|
||
|
|
if ((result[c2][i] & 0x00000200) != 0)
|
||
|
|
tmp2 = result[c2][i] | 0xFFFFFC00;
|
||
|
|
else
|
||
|
|
tmp2 = result[c2][i];
|
||
|
|
} else {
|
||
|
|
tmp1 = result[c1][i];
|
||
|
|
tmp2 = result[c2][i];
|
||
|
|
}
|
||
|
|
|
||
|
|
diff = (tmp1 > tmp2) ? (tmp1 - tmp2) : (tmp2 - tmp1);
|
||
|
|
|
||
|
|
if (diff > MAX_TOLERANCE) {
|
||
|
|
RF_DBG(dm, DBG_RF_IQK, "IQK:differnece overflow %d index %d compare1 0x%x compare2 0x%x!!!\n", diff, i, result[c1][i], result[c2][i]);
|
||
|
|
|
||
|
|
if ((i == 2 || i == 6) && !simularity_bit_map) {
|
||
|
|
if (result[c1][i] + result[c1][i + 1] == 0)
|
||
|
|
final_candidate[(i / 4)] = c2;
|
||
|
|
else if (result[c2][i] + result[c2][i + 1] == 0)
|
||
|
|
final_candidate[(i / 4)] = c1;
|
||
|
|
else
|
||
|
|
simularity_bit_map = simularity_bit_map | (1 << i);
|
||
|
|
} else
|
||
|
|
simularity_bit_map = simularity_bit_map | (1 << i);
|
||
|
|
}
|
||
|
|
}
|
||
|
|
|
||
|
|
RF_DBG(dm, DBG_RF_IQK, "IQK:phy_simularity_compare_8192e simularity_bit_map %x !!!\n", simularity_bit_map);
|
||
|
|
|
||
|
|
if (simularity_bit_map == 0) {
|
||
|
|
for (i = 0; i < (bound / 4); i++) {
|
||
|
|
if (final_candidate[i] != 0xFF) {
|
||
|
|
for (j = i * 4; j < (i + 1) * 4 - 2; j++)
|
||
|
|
result[3][j] = result[final_candidate[i]][j];
|
||
|
|
is_result = false;
|
||
|
|
}
|
||
|
|
}
|
||
|
|
return is_result;
|
||
|
|
} else {
|
||
|
|
|
||
|
|
if (!(simularity_bit_map & 0x03)) { /*path A TX OK*/
|
||
|
|
for (i = 0; i < 2; i++)
|
||
|
|
result[3][i] = result[c1][i];
|
||
|
|
}
|
||
|
|
|
||
|
|
if (!(simularity_bit_map & 0x0c)) { /*path A RX OK*/
|
||
|
|
for (i = 2; i < 4; i++)
|
||
|
|
result[3][i] = result[c1][i];
|
||
|
|
}
|
||
|
|
|
||
|
|
if (!(simularity_bit_map & 0x30)) { /*path B TX OK*/
|
||
|
|
for (i = 4; i < 6; i++)
|
||
|
|
result[3][i] = result[c1][i];
|
||
|
|
|
||
|
|
}
|
||
|
|
|
||
|
|
if (!(simularity_bit_map & 0xc0)) { /*path B RX OK*/
|
||
|
|
for (i = 6; i < 8; i++)
|
||
|
|
result[3][i] = result[c1][i];
|
||
|
|
}
|
||
|
|
|
||
|
|
return false;
|
||
|
|
}
|
||
|
|
|
||
|
|
|
||
|
|
|
||
|
|
}
|
||
|
|
|
||
|
|
|
||
|
|
|
||
|
|
void
|
||
|
|
_phy_iq_calibrate_8192e(
|
||
|
|
struct dm_struct *dm,
|
||
|
|
s32 result[][8],
|
||
|
|
u8 t,
|
||
|
|
boolean is2T
|
||
|
|
)
|
||
|
|
{
|
||
|
|
u32 i;
|
||
|
|
u8 path_aok = 0, path_bok = 0;
|
||
|
|
u8 tmp0xc50 = (u8)odm_get_bb_reg(dm, R_0xc50, MASKBYTE0);
|
||
|
|
u8 tmp0xc58 = (u8)odm_get_bb_reg(dm, R_0xc58, MASKBYTE0);
|
||
|
|
u32 ADDA_REG[IQK_ADDA_REG_NUM] = {
|
||
|
|
0xe68, REG_BLUE_TOOTH,
|
||
|
|
REG_RX_WAIT_CCA, REG_TX_CCK_RFON,
|
||
|
|
REG_TX_CCK_BBON, REG_TX_OFDM_RFON,
|
||
|
|
REG_TX_OFDM_BBON, REG_TX_TO_RX,
|
||
|
|
REG_TX_TO_TX, REG_RX_CCK,
|
||
|
|
REG_RX_OFDM, REG_RX_WAIT_RIFS,
|
||
|
|
REG_RX_TO_RX, REG_STANDBY,
|
||
|
|
REG_SLEEP, REG_PMPD_ANAEN
|
||
|
|
};
|
||
|
|
u32 IQK_MAC_REG[IQK_MAC_REG_NUM] = {
|
||
|
|
REG_TXPAUSE, REG_BCN_CTRL,
|
||
|
|
REG_BCN_CTRL_1, REG_GPIO_MUXCFG
|
||
|
|
};
|
||
|
|
|
||
|
|
/*since 92C & 92D have the different define in IQK_BB_REG*/
|
||
|
|
u32 IQK_BB_REG_92C[IQK_BB_REG_NUM] = {
|
||
|
|
REG_OFDM_0_TRX_PATH_ENABLE, REG_OFDM_0_TR_MUX_PAR,
|
||
|
|
REG_FPGA0_XCD_RF_INTERFACE_SW, REG_CONFIG_ANT_A, REG_CONFIG_ANT_B,
|
||
|
|
0x92c, 0x930,
|
||
|
|
0x938, REG_CCK_0_AFE_SETTING
|
||
|
|
};
|
||
|
|
u32 retry_count = 2;
|
||
|
|
/*Note: IQ calibration must be performed after loading*/
|
||
|
|
/*PHY_REG.txt,and radio_a,radio_b.txt*/
|
||
|
|
|
||
|
|
/* u32 bbvalue; */
|
||
|
|
if (*(dm->mp_mode))
|
||
|
|
retry_count = 2;
|
||
|
|
|
||
|
|
if (t == 0) {
|
||
|
|
/*bbvalue = odm_get_bb_reg(dm, REG_FPGA0_RFMOD, MASKDWORD);*/
|
||
|
|
/*RT_DISP(FINIT, INIT_IQK, ("_phy_iq_calibrate_8188e()==>0x%08x\n",bbvalue));*/
|
||
|
|
/*RF_DBG(dm,DBG_RF_IQK, "IQ Calibration for %s for %d times\n", (is2T ? "2T2R" : "1T1R"), t);*/
|
||
|
|
|
||
|
|
/*Save ADDA parameters, turn path A ADDA on*/
|
||
|
|
_phy_save_adda_registers_92e(dm, ADDA_REG, dm->rf_calibrate_info.ADDA_backup, IQK_ADDA_REG_NUM);
|
||
|
|
_phy_save_mac_registers_92e(dm, IQK_MAC_REG, dm->rf_calibrate_info.IQK_MAC_backup);
|
||
|
|
_phy_save_adda_registers_92e(dm, IQK_BB_REG_92C, dm->rf_calibrate_info.IQK_BB_backup, IQK_BB_REG_NUM);
|
||
|
|
}
|
||
|
|
RF_DBG(dm, DBG_RF_IQK, "IQ Calibration for %s for %d times\n", (is2T ? "2T2R" : "1T1R"), t);
|
||
|
|
|
||
|
|
_phy_path_adda_on_92e(dm, ADDA_REG, true, is2T);
|
||
|
|
|
||
|
|
/* BB setting */
|
||
|
|
/*odm_set_bb_reg(dm, REG_FPGA0_RFMOD, BIT24, 0x00);*/
|
||
|
|
odm_set_bb_reg(dm, REG_CCK_0_AFE_SETTING, 0x0f000000, 0xf);
|
||
|
|
odm_set_bb_reg(dm, REG_OFDM_0_TRX_PATH_ENABLE, MASKDWORD, 0x03a05600);
|
||
|
|
odm_set_bb_reg(dm, REG_OFDM_0_TR_MUX_PAR, MASKDWORD, 0x000800e4);
|
||
|
|
odm_set_bb_reg(dm, REG_FPGA0_XCD_RF_INTERFACE_SW, MASKDWORD, 0x55204200);
|
||
|
|
|
||
|
|
/*
|
||
|
|
* odm_set_bb_reg(dm, REG_FPGA0_XAB_RF_INTERFACE_SW, BIT(10), 0x01);
|
||
|
|
* odm_set_bb_reg(dm, REG_FPGA0_XAB_RF_INTERFACE_SW, BIT(26), 0x01); */
|
||
|
|
|
||
|
|
if ((dm->ext_lna) && !(dm->ext_pa)) { /* external LNA / external PA = 1 /0 */
|
||
|
|
/* PAPE force to high */
|
||
|
|
/* just for high power with external LNA, without external PA */
|
||
|
|
odm_set_bb_reg(dm, R_0x930, 0xf, 0x7);
|
||
|
|
odm_set_bb_reg(dm, R_0x930, 0x0f000000, 0x7);
|
||
|
|
odm_set_bb_reg(dm, R_0x938, 0xf, 0x7);
|
||
|
|
odm_set_bb_reg(dm, R_0x938, 0x0f000000, 0x7);
|
||
|
|
odm_set_bb_reg(dm, R_0x92c, MASKDWORD, 0x00410041);
|
||
|
|
} else if (dm->ext_pa) { /* external PA = 1 */
|
||
|
|
/* PAPE force to low */
|
||
|
|
/* just for high power with external PA, without external LNA */
|
||
|
|
odm_set_bb_reg(dm, R_0x930, 0xf, 0x7);
|
||
|
|
odm_set_bb_reg(dm, R_0x930, 0x0f000000, 0x7);
|
||
|
|
odm_set_bb_reg(dm, R_0x938, 0xf, 0x7);
|
||
|
|
odm_set_bb_reg(dm, R_0x938, 0x0f000000, 0x7);
|
||
|
|
odm_set_bb_reg(dm, R_0x92c, MASKDWORD, 0x00000000);
|
||
|
|
}
|
||
|
|
|
||
|
|
|
||
|
|
/* if(is2T)
|
||
|
|
* {
|
||
|
|
* odm_set_bb_reg(dm, REG_FPGA0_XA_LSSI_PARAMETER, MASKDWORD, 0x00010000);
|
||
|
|
* odm_set_bb_reg(dm, REG_FPGA0_XB_LSSI_PARAMETER, MASKDWORD, 0x00010000);
|
||
|
|
* } */
|
||
|
|
|
||
|
|
/* MAC settings */
|
||
|
|
_phy_mac_setting_calibration_92e(dm, IQK_MAC_REG, dm->rf_calibrate_info.IQK_MAC_backup);
|
||
|
|
|
||
|
|
/* Page B init */
|
||
|
|
/* AP or IQK */
|
||
|
|
/*
|
||
|
|
odm_set_bb_reg(dm, REG_CONFIG_ANT_A, MASKDWORD, 0x0f600000);
|
||
|
|
|
||
|
|
if(is2T)
|
||
|
|
{
|
||
|
|
odm_set_bb_reg(dm, REG_CONFIG_ANT_B, MASKDWORD, 0x0f600000);
|
||
|
|
}
|
||
|
|
*/
|
||
|
|
/* IQ calibration setting
|
||
|
|
* RF_DBG(dm,DBG_RF_IQK, "IQK setting!\n"); */
|
||
|
|
odm_set_bb_reg(dm, REG_FPGA0_IQK, 0xffffff00, 0x808000);
|
||
|
|
odm_set_bb_reg(dm, REG_TX_IQK, MASKDWORD, 0x01007c00);
|
||
|
|
odm_set_bb_reg(dm, REG_RX_IQK, MASKDWORD, 0x01004800);
|
||
|
|
|
||
|
|
for (i = 0 ; i < retry_count ; i++) {
|
||
|
|
path_aok = phy_path_a_iqk_8192e(dm, is2T);
|
||
|
|
/* if(path_aok == 0x03){ */
|
||
|
|
if (path_aok == 0x01) {
|
||
|
|
RF_DBG(dm, DBG_RF_IQK, "path A Tx IQK Success!!\n");
|
||
|
|
result[t][0] = (odm_get_bb_reg(dm, REG_TX_POWER_BEFORE_IQK_A, MASKDWORD) & 0x3FF0000) >> 16;
|
||
|
|
result[t][1] = (odm_get_bb_reg(dm, REG_TX_POWER_AFTER_IQK_A, MASKDWORD) & 0x3FF0000) >> 16;
|
||
|
|
break;
|
||
|
|
} else {
|
||
|
|
RF_DBG(dm, DBG_RF_IQK, "path A Tx IQK Fail!!\n");
|
||
|
|
result[t][0] = 0x100;
|
||
|
|
result[t][1] = 0x0;
|
||
|
|
}
|
||
|
|
}
|
||
|
|
|
||
|
|
/* path A RXIQK */
|
||
|
|
#if 1
|
||
|
|
for (i = 0 ; i < retry_count ; i++) {
|
||
|
|
path_aok = phy_path_a_rx_iqk_92e(dm, is2T);
|
||
|
|
if (path_aok == 0x03) {
|
||
|
|
RF_DBG(dm, DBG_RF_IQK, "path A Rx IQK Success!!\n");
|
||
|
|
/* result[t][0] = (odm_get_bb_reg(dm, REG_TX_POWER_BEFORE_IQK_A, MASKDWORD)&0x3FF0000)>>16;
|
||
|
|
* result[t][1] = (odm_get_bb_reg(dm, REG_TX_POWER_AFTER_IQK_A, MASKDWORD)&0x3FF0000)>>16; */
|
||
|
|
result[t][2] = (odm_get_bb_reg(dm, REG_RX_POWER_BEFORE_IQK_A_2, MASKDWORD) & 0x3FF0000) >> 16;
|
||
|
|
result[t][3] = (odm_get_bb_reg(dm, REG_RX_POWER_AFTER_IQK_A_2, MASKDWORD) & 0x3FF0000) >> 16;
|
||
|
|
break;
|
||
|
|
} else {
|
||
|
|
RF_DBG(dm, DBG_RF_IQK, "path A Rx IQK Fail!!\n");
|
||
|
|
result[t][2] = 0x100;
|
||
|
|
result[t][3] = 0x0;
|
||
|
|
}
|
||
|
|
}
|
||
|
|
|
||
|
|
if (0x00 == path_aok)
|
||
|
|
RF_DBG(dm, DBG_RF_IQK, "path A IQK failed!!\n");
|
||
|
|
|
||
|
|
#endif
|
||
|
|
|
||
|
|
if (is2T) {
|
||
|
|
_phy_path_a_stand_by_92e(dm);
|
||
|
|
/* Turn ADDA on */
|
||
|
|
_phy_path_adda_on_92e(dm, ADDA_REG, false, is2T);
|
||
|
|
/* IQ calibration setting */
|
||
|
|
/*RF_DBG(dm,DBG_RF_IQK, "IQK setting!\n");*/
|
||
|
|
odm_set_bb_reg(dm, REG_FPGA0_IQK, 0xffffff00, 0x808000);
|
||
|
|
odm_set_bb_reg(dm, REG_TX_IQK, MASKDWORD, 0x01007c00);
|
||
|
|
odm_set_bb_reg(dm, REG_RX_IQK, MASKDWORD, 0x01004800);
|
||
|
|
|
||
|
|
/* path B Tx IQK */
|
||
|
|
#if 1
|
||
|
|
for (i = 0 ; i < retry_count ; i++) {
|
||
|
|
path_bok = phy_path_b_iqk_8192e(dm);
|
||
|
|
/* if(path_bok == 0x03){ */
|
||
|
|
if (path_bok == 0x01) {
|
||
|
|
RF_DBG(dm, DBG_RF_IQK, "path B Tx IQK Success!!\n");
|
||
|
|
result[t][4] = (odm_get_bb_reg(dm, REG_TX_POWER_BEFORE_IQK_B, MASKDWORD) & 0x3FF0000) >> 16;
|
||
|
|
result[t][5] = (odm_get_bb_reg(dm, REG_TX_POWER_AFTER_IQK_B, MASKDWORD) & 0x3FF0000) >> 16;
|
||
|
|
break;
|
||
|
|
} else {
|
||
|
|
RF_DBG(dm, DBG_RF_IQK, "path B Tx IQK Fail!!\n");
|
||
|
|
result[t][4] = 0x100;
|
||
|
|
result[t][5] = 0x0;
|
||
|
|
}
|
||
|
|
}
|
||
|
|
#endif
|
||
|
|
|
||
|
|
/* path B RX IQK */
|
||
|
|
#if 1
|
||
|
|
for (i = 0 ; i < retry_count ; i++) {
|
||
|
|
path_bok = phy_path_b_rx_iqk_92e(dm, is2T);
|
||
|
|
if (path_bok == 0x03) {
|
||
|
|
RF_DBG(dm, DBG_RF_IQK, "path B Rx IQK Success!!\n");
|
||
|
|
/* result[t][0] = (odm_get_bb_reg(dm, REG_TX_POWER_BEFORE_IQK_A, MASKDWORD)&0x3FF0000)>>16;
|
||
|
|
* result[t][1] = (odm_get_bb_reg(dm, REG_TX_POWER_AFTER_IQK_A, MASKDWORD)&0x3FF0000)>>16; */
|
||
|
|
result[t][6] = (odm_get_bb_reg(dm, REG_RX_POWER_BEFORE_IQK_B_2, MASKDWORD) & 0x3FF0000) >> 16;
|
||
|
|
result[t][7] = (odm_get_bb_reg(dm, REG_RX_POWER_AFTER_IQK_B_2, MASKDWORD) & 0x3FF0000) >> 16;
|
||
|
|
break;
|
||
|
|
} else {
|
||
|
|
RF_DBG(dm, DBG_RF_IQK, "path B Rx IQK Fail!!\n");
|
||
|
|
result[t][6] = 0x100;
|
||
|
|
result[t][7] = 0x0;
|
||
|
|
}
|
||
|
|
}
|
||
|
|
|
||
|
|
if (0x00 == path_bok) {
|
||
|
|
RF_DBG(dm, DBG_RF_IQK, "path B IQK failed!!\n");
|
||
|
|
/**/
|
||
|
|
}
|
||
|
|
#endif
|
||
|
|
}
|
||
|
|
|
||
|
|
/* Back to BB mode, load original value */
|
||
|
|
RF_DBG(dm, DBG_RF_IQK, "IQK:Back to BB mode, load original value!\n");
|
||
|
|
odm_set_bb_reg(dm, REG_FPGA0_IQK, 0xffffff00, 0x000000);
|
||
|
|
|
||
|
|
if (t != 0) {
|
||
|
|
/* Reload ADDA power saving parameters*/
|
||
|
|
_phy_reload_adda_registers_92e(dm, ADDA_REG, dm->rf_calibrate_info.ADDA_backup, IQK_ADDA_REG_NUM);
|
||
|
|
/* Reload MAC parameters*/
|
||
|
|
_phy_reload_mac_registers_92e(dm, IQK_MAC_REG, dm->rf_calibrate_info.IQK_MAC_backup);
|
||
|
|
_phy_reload_adda_registers_92e(dm, IQK_BB_REG_92C, dm->rf_calibrate_info.IQK_BB_backup, IQK_BB_REG_NUM);
|
||
|
|
|
||
|
|
/*Allen initial gain 0xc50*/
|
||
|
|
/* Restore RX initial gain*/
|
||
|
|
odm_set_bb_reg(dm, R_0xc50, MASKBYTE0, 0x50);
|
||
|
|
odm_set_bb_reg(dm, R_0xc50, MASKBYTE0, tmp0xc50);
|
||
|
|
if (is2T) {
|
||
|
|
odm_set_bb_reg(dm, R_0xc58, MASKBYTE0, 0x50);
|
||
|
|
odm_set_bb_reg(dm, R_0xc58, MASKBYTE0, tmp0xc58);
|
||
|
|
}
|
||
|
|
|
||
|
|
/* load 0xe30 IQC default value */
|
||
|
|
odm_set_bb_reg(dm, REG_TX_IQK_TONE_A, MASKDWORD, 0x01008c00);
|
||
|
|
odm_set_bb_reg(dm, REG_RX_IQK_TONE_A, MASKDWORD, 0x01008c00);
|
||
|
|
|
||
|
|
|
||
|
|
}
|
||
|
|
RF_DBG(dm, DBG_RF_IQK, "_phy_iq_calibrate_8192e() <==\n");
|
||
|
|
|
||
|
|
}
|
||
|
|
|
||
|
|
|
||
|
|
void
|
||
|
|
_phy_lc_calibrate_8192e(
|
||
|
|
struct dm_struct *dm,
|
||
|
|
boolean is2T
|
||
|
|
)
|
||
|
|
{
|
||
|
|
u8 tmp_reg, bb_clk;
|
||
|
|
u32 rf_amode = 0, rf_bmode = 0, lc_cal;
|
||
|
|
/* Check continuous TX and Packet TX */
|
||
|
|
tmp_reg = odm_read_1byte(dm, 0xd03);
|
||
|
|
if ((tmp_reg & 0x70) != 0) /*Deal with contisuous TX case*/
|
||
|
|
odm_write_1byte(dm, 0xd03, tmp_reg & 0x8F); /*disable all continuous TX*/
|
||
|
|
else /* Deal with Packet TX case*/
|
||
|
|
odm_write_1byte(dm, REG_TXPAUSE, 0xFF); /* block all queues*/
|
||
|
|
if ((tmp_reg & 0x70) != 0) {
|
||
|
|
/* 1. Read original RF mode */
|
||
|
|
/* path-A */
|
||
|
|
rf_amode = odm_get_rf_reg(dm, RF_PATH_A, RF_AC, MASK12BITS);
|
||
|
|
/* path-B */
|
||
|
|
if (is2T)
|
||
|
|
rf_bmode = odm_get_rf_reg(dm, RF_PATH_B, RF_AC, MASK12BITS);
|
||
|
|
/* 2. Set RF mode = standby mode */
|
||
|
|
/* path-A */
|
||
|
|
odm_set_rf_reg(dm, RF_PATH_A, RF_AC, MASK12BITS, (rf_amode & 0x8FFFF) | 0x10000);
|
||
|
|
/* path-B */
|
||
|
|
if (is2T)
|
||
|
|
odm_set_rf_reg(dm, RF_PATH_B, RF_AC, MASK12BITS, (rf_bmode & 0x8FFFF) | 0x10000);
|
||
|
|
}
|
||
|
|
|
||
|
|
/* 3. Read RF reg18 */
|
||
|
|
lc_cal = odm_get_rf_reg(dm, RF_PATH_A, RF_CHNLBW, MASK12BITS);
|
||
|
|
/*backup bb_clk and set bb_clk to 80MHz to avoid LCK fail for 10M application*/
|
||
|
|
bb_clk = odm_read_1byte(dm, 0xce7);
|
||
|
|
odm_set_bb_reg(dm, R_0xce4, 0xc0000000, 0x0);
|
||
|
|
|
||
|
|
/* 4. Set LC calibration begin bit15 */
|
||
|
|
odm_set_rf_reg(dm, RF_PATH_A, RF_CHNLBW, MASK12BITS, lc_cal | 0x08000);
|
||
|
|
ODM_delay_ms(100);
|
||
|
|
/* Restore original situation */
|
||
|
|
odm_write_1byte(dm, 0xce7, bb_clk);
|
||
|
|
if ((tmp_reg & 0x70) != 0) { /*Deal with contisuous TX case*/
|
||
|
|
/* path-A */
|
||
|
|
odm_write_1byte(dm, 0xd03, tmp_reg);
|
||
|
|
odm_set_rf_reg(dm, RF_PATH_A, RF_AC, MASK12BITS, rf_amode);
|
||
|
|
/* path-B */
|
||
|
|
if (is2T)
|
||
|
|
odm_set_rf_reg(dm, RF_PATH_B, RF_AC, MASK12BITS, rf_bmode);
|
||
|
|
} else /*Deal with Packet TX case*/
|
||
|
|
odm_write_1byte(dm, REG_TXPAUSE, 0x00);
|
||
|
|
}
|
||
|
|
|
||
|
|
|
||
|
|
/*IQK: 0x1*/
|
||
|
|
/*1. add debug message*/
|
||
|
|
void
|
||
|
|
phy_iq_calibrate_8192e(
|
||
|
|
void *dm_void,
|
||
|
|
boolean is_recovery
|
||
|
|
)
|
||
|
|
{
|
||
|
|
s32 result[4][8]; /* last is final result */
|
||
|
|
u8 i, final_candidate, indexforchannel;
|
||
|
|
u8 channel_to_iqk = 7;
|
||
|
|
boolean is_patha_ok, is_pathb_ok;
|
||
|
|
s32 rege94, rege9c, regea4, regeac, regeb4, regebc, regec4, regecc, reg_tmp = 0;
|
||
|
|
boolean is12simular, is13simular, is23simular;
|
||
|
|
u32 IQK_BB_REG_92C[IQK_BB_REG_NUM] = {
|
||
|
|
REG_OFDM_0_XA_RX_IQ_IMBALANCE, REG_OFDM_0_XB_RX_IQ_IMBALANCE,
|
||
|
|
REG_OFDM_0_ECCA_THRESHOLD, REG_OFDM_0_AGC_RSSI_TABLE,
|
||
|
|
REG_OFDM_0_XA_TX_IQ_IMBALANCE, REG_OFDM_0_XB_TX_IQ_IMBALANCE,
|
||
|
|
REG_OFDM_0_XC_TX_AFE, REG_OFDM_0_XD_TX_AFE,
|
||
|
|
REG_OFDM_0_RX_IQ_EXT_ANTA
|
||
|
|
};
|
||
|
|
struct dm_struct *dm = (struct dm_struct *)dm_void;
|
||
|
|
struct dm_iqk_info *iqk_info = &dm->IQK_info;
|
||
|
|
|
||
|
|
if (is_recovery) {
|
||
|
|
RF_DBG(dm, DBG_RF_INIT, "PHY_IQCalibrate_92E: Return due to is_recovery!\n");
|
||
|
|
_phy_reload_adda_registers_92e(dm, IQK_BB_REG_92C, dm->rf_calibrate_info.IQK_BB_backup_recover, 9);
|
||
|
|
return;
|
||
|
|
}
|
||
|
|
RF_DBG(dm, DBG_RF_IQK, "IQK:Start!!!\n");
|
||
|
|
|
||
|
|
// priv->pshare->IQK_total_cnt++;
|
||
|
|
iqk_info->iqk_times++;
|
||
|
|
|
||
|
|
for (i = 0; i < 8; i++) {
|
||
|
|
result[0][i] = 0;
|
||
|
|
result[1][i] = 0;
|
||
|
|
result[2][i] = 0;
|
||
|
|
|
||
|
|
if ((i == 0) || (i == 2) || (i == 4) || (i == 6))
|
||
|
|
result[3][i] = 0x100;
|
||
|
|
else
|
||
|
|
result[3][i] = 0;
|
||
|
|
}
|
||
|
|
|
||
|
|
final_candidate = 0xff;
|
||
|
|
is_patha_ok = false;
|
||
|
|
is_pathb_ok = false;
|
||
|
|
is12simular = false;
|
||
|
|
is23simular = false;
|
||
|
|
is13simular = false;
|
||
|
|
|
||
|
|
|
||
|
|
for (i = 0; i < 3; i++) {
|
||
|
|
/* _phy_iq_calibrate_8192e(dm, result, i, false); */
|
||
|
|
_phy_iq_calibrate_8192e(dm, result, i, true);
|
||
|
|
|
||
|
|
if (i == 1) {
|
||
|
|
is12simular = phy_simularity_compare_8192e(dm, result, 0, 1);
|
||
|
|
if (is12simular) {
|
||
|
|
final_candidate = 0;
|
||
|
|
RF_DBG(dm, DBG_RF_IQK, "IQK: is12simular final_candidate is %x\n", final_candidate);
|
||
|
|
break;
|
||
|
|
}
|
||
|
|
}
|
||
|
|
|
||
|
|
if (i == 2) {
|
||
|
|
is13simular = phy_simularity_compare_8192e(dm, result, 0, 2);
|
||
|
|
if (is13simular) {
|
||
|
|
final_candidate = 0;
|
||
|
|
RF_DBG(dm, DBG_RF_IQK, "IQK: is13simular final_candidate is %x\n", final_candidate);
|
||
|
|
|
||
|
|
break;
|
||
|
|
}
|
||
|
|
|
||
|
|
is23simular = phy_simularity_compare_8192e(dm, result, 1, 2);
|
||
|
|
if (is23simular) {
|
||
|
|
final_candidate = 1;
|
||
|
|
RF_DBG(dm, DBG_RF_IQK, "IQK: is23simular final_candidate is %x\n", final_candidate);
|
||
|
|
} else {
|
||
|
|
panic_printk("[IQK]please check IQK\n");
|
||
|
|
/*
|
||
|
|
for(i = 0; i < 4; i++)
|
||
|
|
reg_tmp &= result[3][i*2];
|
||
|
|
|
||
|
|
if(reg_tmp != 0)
|
||
|
|
final_candidate = 3;
|
||
|
|
else
|
||
|
|
final_candidate = 0xFF;
|
||
|
|
*/
|
||
|
|
final_candidate = 3;
|
||
|
|
|
||
|
|
|
||
|
|
}
|
||
|
|
}
|
||
|
|
}
|
||
|
|
|
||
|
|
if ((result[final_candidate][0] | result[final_candidate][2] | result[final_candidate][4] | result[final_candidate][6]) == 0) {
|
||
|
|
for (i = 0; i < 8; i++) {
|
||
|
|
if ((i == 0) || (i == 2) || (i == 4) || (i == 6))
|
||
|
|
result[final_candidate][i] = 0x100;
|
||
|
|
else
|
||
|
|
result[final_candidate][i] = 0;
|
||
|
|
}
|
||
|
|
}
|
||
|
|
for (i = 0; i < 4; i++) {
|
||
|
|
rege94 = result[i][0];
|
||
|
|
rege9c = result[i][1];
|
||
|
|
regea4 = result[i][2];
|
||
|
|
regeac = result[i][3];
|
||
|
|
regeb4 = result[i][4];
|
||
|
|
regebc = result[i][5];
|
||
|
|
regec4 = result[i][6];
|
||
|
|
regecc = result[i][7];
|
||
|
|
RF_DBG(dm, DBG_RF_IQK, "IQK: rege94=%x rege9c=%x regea4=%x regeac=%x regeb4=%x regebc=%x regec4=%x regecc=%x\n ", rege94, rege9c, regea4, regeac, regeb4, regebc, regec4, regecc);
|
||
|
|
}
|
||
|
|
|
||
|
|
if (final_candidate != 0xff) {
|
||
|
|
dm->rf_calibrate_info.rege94 = rege94 = result[final_candidate][0];
|
||
|
|
dm->rf_calibrate_info.rege9c = rege9c = result[final_candidate][1];
|
||
|
|
regea4 = result[final_candidate][2];
|
||
|
|
regeac = result[final_candidate][3];
|
||
|
|
dm->rf_calibrate_info.regeb4 = regeb4 = result[final_candidate][4];
|
||
|
|
dm->rf_calibrate_info.regebc = regebc = result[final_candidate][5];
|
||
|
|
regec4 = result[final_candidate][6];
|
||
|
|
regecc = result[final_candidate][7];
|
||
|
|
RF_DBG(dm, DBG_RF_IQK, "IQK: final_candidate is %x\n", final_candidate);
|
||
|
|
RF_DBG(dm, DBG_RF_IQK, "IQK: TX0_X=%x TX0_Y=%x RX0_X=%x RX0_Y=%x TX1_X=%x TX1_Y=%x RX1_X=%x RX1_Y=%x\n ", rege94, rege9c, regea4, regeac, regeb4, regebc, regec4, regecc);
|
||
|
|
is_patha_ok = is_pathb_ok = true;
|
||
|
|
} else {
|
||
|
|
RF_DBG(dm, DBG_RF_IQK, "IQK: FAIL use default value\n");
|
||
|
|
|
||
|
|
dm->rf_calibrate_info.rege94 = dm->rf_calibrate_info.regeb4 = 0x100; /* X default value */
|
||
|
|
dm->rf_calibrate_info.rege9c = dm->rf_calibrate_info.regebc = 0x0; /* Y default value */
|
||
|
|
panic_printk("Load IQK defult value");
|
||
|
|
// priv->pshare->IQK_fail_cnt++;
|
||
|
|
}
|
||
|
|
|
||
|
|
if ((rege94 != 0)/*&&(regea4 != 0)*/)
|
||
|
|
_phy_path_a_fill_iqk_matrix_92e(dm, is_patha_ok, result, final_candidate, (regea4 == 0));
|
||
|
|
|
||
|
|
if ((regeb4 != 0)/*&&(regec4 != 0)*/)
|
||
|
|
_phy_path_b_fill_iqk_matrix_92e(dm, is_pathb_ok, result, final_candidate, (regec4 == 0));
|
||
|
|
|
||
|
|
indexforchannel = 0;
|
||
|
|
|
||
|
|
/* To Fix BSOD when final_candidate is 0xff
|
||
|
|
* by sherry 20120321 */
|
||
|
|
if (final_candidate < 4) {
|
||
|
|
for (i = 0; i < iqk_matrix_reg_num; i++)
|
||
|
|
dm->rf_calibrate_info.iqk_matrix_reg_setting[indexforchannel].value[0][i] = result[final_candidate][i];
|
||
|
|
dm->rf_calibrate_info.iqk_matrix_reg_setting[indexforchannel].is_iqk_done = true;
|
||
|
|
}
|
||
|
|
/* RT_DISP(FINIT, INIT_IQK, ("\nIQK OK indexforchannel %d.\n", indexforchannel)); */
|
||
|
|
RF_DBG(dm, DBG_RF_IQK, "\nIQK OK indexforchannel %d.\n", indexforchannel);
|
||
|
|
_phy_save_adda_registers_92e(dm, IQK_BB_REG_92C, dm->rf_calibrate_info.IQK_BB_backup_recover, IQK_BB_REG_NUM);
|
||
|
|
RF_DBG(dm, DBG_RF_IQK, "IQK finished\n");
|
||
|
|
}
|
||
|
|
|
||
|
|
|
||
|
|
void
|
||
|
|
phy_lc_calibrate_8192e(
|
||
|
|
void *dm_void
|
||
|
|
)
|
||
|
|
{
|
||
|
|
struct dm_struct *dm = (struct dm_struct *)dm_void;
|
||
|
|
|
||
|
|
_phy_lc_calibrate_8192e(dm, false);
|
||
|
|
}
|
||
|
|
|
||
|
|
|
||
|
|
void _phy_set_rf_path_switch_8192e(
|
||
|
|
#if (DM_ODM_SUPPORT_TYPE & ODM_AP)
|
||
|
|
struct dm_struct *dm,
|
||
|
|
#else
|
||
|
|
void *adapter,
|
||
|
|
#endif
|
||
|
|
boolean is_main,
|
||
|
|
boolean is2T
|
||
|
|
)
|
||
|
|
{
|
||
|
|
#if !(DM_ODM_SUPPORT_TYPE & ODM_AP)
|
||
|
|
HAL_DATA_TYPE *hal_data = GET_HAL_DATA(adapter);
|
||
|
|
#if (DM_ODM_SUPPORT_TYPE == ODM_CE)
|
||
|
|
struct dm_struct *dm = &hal_data->odmpriv;
|
||
|
|
#elif (DM_ODM_SUPPORT_TYPE == ODM_WIN)
|
||
|
|
struct dm_struct *dm = &hal_data->DM_OutSrc;
|
||
|
|
#endif
|
||
|
|
|
||
|
|
#if (DM_ODM_SUPPORT_TYPE == ODM_WIN)
|
||
|
|
if (!adapter->bHWInitReady)
|
||
|
|
#elif (DM_ODM_SUPPORT_TYPE == ODM_CE)
|
||
|
|
if (adapter->hw_init_completed == false)
|
||
|
|
#endif
|
||
|
|
{
|
||
|
|
u8 u1b_tmp;
|
||
|
|
u1b_tmp = odm_read_1byte(dm, REG_LEDCFG2) | BIT(7);
|
||
|
|
odm_write_1byte(dm, REG_LEDCFG2, u1b_tmp);
|
||
|
|
/* odm_set_bb_reg(dm, REG_LEDCFG0, BIT23, 0x01); */
|
||
|
|
odm_set_bb_reg(dm, REG_FPGA0_XAB_RF_PARAMETER, BIT(13), 0x01);
|
||
|
|
}
|
||
|
|
#endif
|
||
|
|
|
||
|
|
if (is2T) { /* 92C */
|
||
|
|
if (is_main)
|
||
|
|
odm_set_bb_reg(dm, REG_FPGA0_XB_RF_INTERFACE_OE, BIT(5) | BIT(6), 0x1); /* 92C_Path_A */
|
||
|
|
else
|
||
|
|
odm_set_bb_reg(dm, REG_FPGA0_XB_RF_INTERFACE_OE, BIT(5) | BIT(6), 0x2); /* BT */
|
||
|
|
} else { /* 88C */
|
||
|
|
|
||
|
|
/* <20120504, Kordan> [8188E] We should make AntDiversity controlled by HW (0x870[9:8] = 0), */
|
||
|
|
/* otherwise the following action has no effect. (0x860[9:8] has the effect only if AntDiversity controlled by SW) */
|
||
|
|
odm_set_bb_reg(dm, REG_FPGA0_XAB_RF_INTERFACE_SW, BIT(8) | BIT(9), 0x0);
|
||
|
|
odm_set_bb_reg(dm, R_0x914, MASKLWORD, 0x0201); /* Set up the ant mapping table */
|
||
|
|
|
||
|
|
if (is_main) {
|
||
|
|
/* odm_set_bb_reg(dm, REG_FPGA0_XA_RF_INTERFACE_OE, BIT(8)|BIT9, 0x2); */ /* Tx Main (SW control)(The right antenna) */
|
||
|
|
/* 4 [ Tx ] */
|
||
|
|
odm_set_bb_reg(dm, REG_FPGA0_XA_RF_INTERFACE_OE, BIT(14) | BIT(13) | BIT(12), 0x1); /* Tx Main (HW control)(The right antenna) */
|
||
|
|
|
||
|
|
/* 4 [ Rx ] */
|
||
|
|
odm_set_bb_reg(dm, REG_FPGA0_XB_RF_INTERFACE_OE, BIT(5) | BIT(4) | BIT(3), 0x1); /* ant_div_type = TRDiv, right antenna */
|
||
|
|
#ifdef CONFIG_PHYDM_ANTENNA_DIVERSITY
|
||
|
|
if (dm->ant_div_type == CGCS_RX_HW_ANTDIV)
|
||
|
|
odm_set_bb_reg(dm, R_0xb2c, BIT(31), 0x1); /* RxCG, Default is RxCG. ant_div_type = 2RDiv, left antenna */
|
||
|
|
#endif
|
||
|
|
} else {
|
||
|
|
/* odm_set_bb_reg(dm, REG_FPGA0_XA_RF_INTERFACE_OE, BIT(8)|BIT9, 0x1); */ /* Tx Aux (SW control)(The left antenna) */
|
||
|
|
/* 4 [ Tx ] */
|
||
|
|
odm_set_bb_reg(dm, REG_FPGA0_XA_RF_INTERFACE_OE, BIT(14) | BIT(13) | BIT(12), 0x0); /* Tx Aux (HW control)(The left antenna) */
|
||
|
|
|
||
|
|
/* 4 [ Rx ] */
|
||
|
|
odm_set_bb_reg(dm, REG_FPGA0_XB_RF_INTERFACE_OE, BIT(5) | BIT(4) | BIT(3), 0x0); /* ant_div_type = TRDiv, left antenna */
|
||
|
|
#ifdef CONFIG_PHYDM_ANTENNA_DIVERSITY
|
||
|
|
if (dm->ant_div_type == CGCS_RX_HW_ANTDIV)
|
||
|
|
odm_set_bb_reg(dm, R_0xb2c, BIT(31), 0x0); /* RxCS, ant_div_type = 2RDiv, right antenna */
|
||
|
|
#endif
|
||
|
|
}
|
||
|
|
}
|
||
|
|
}
|
||
|
|
|
||
|
|
|
||
|
|
void phy_set_rf_path_switch_8192e(
|
||
|
|
#if (DM_ODM_SUPPORT_TYPE & ODM_AP)
|
||
|
|
struct dm_struct *dm,
|
||
|
|
#else
|
||
|
|
void *adapter,
|
||
|
|
#endif
|
||
|
|
boolean is_main
|
||
|
|
)
|
||
|
|
{
|
||
|
|
#if !(DM_ODM_SUPPORT_TYPE & ODM_AP)
|
||
|
|
HAL_DATA_TYPE *hal_data = GET_HAL_DATA(adapter);
|
||
|
|
#endif
|
||
|
|
|
||
|
|
#if !(DM_ODM_SUPPORT_TYPE & ODM_AP)
|
||
|
|
if (IS_92C_SERIAL(hal_data->version_id))
|
||
|
|
_phy_set_rf_path_switch_8192e(adapter, is_main, true);
|
||
|
|
else
|
||
|
|
#endif
|
||
|
|
{
|
||
|
|
/* For 88C 1T1R */
|
||
|
|
#if !(DM_ODM_SUPPORT_TYPE & ODM_AP)
|
||
|
|
_phy_set_rf_path_switch_8192e(adapter, is_main, false);
|
||
|
|
#else
|
||
|
|
_phy_set_rf_path_switch_8192e(dm, is_main, false);
|
||
|
|
#endif
|
||
|
|
}
|
||
|
|
}
|