rtl8192eu-linux-driver/hal/hal_intf.c

1704 lines
42 KiB
C
Raw Normal View History

/******************************************************************************
*
2019-11-09 10:12:08 +00:00
* Copyright(c) 2007 - 2017 Realtek Corporation.
*
* This program is free software; you can redistribute it and/or modify it
* under the terms of version 2 of the GNU General Public License as
* published by the Free Software Foundation.
*
* This program is distributed in the hope that it will be useful, but WITHOUT
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
* more details.
*
2019-11-09 10:12:08 +00:00
*****************************************************************************/
#define _HAL_INTF_C_
#include <drv_types.h>
#include <hal_data.h>
2017-05-11 18:47:23 +00:00
const u32 _chip_type_to_odm_ic_type[] = {
0,
ODM_RTL8188E,
ODM_RTL8192E,
ODM_RTL8812,
ODM_RTL8821,
ODM_RTL8723B,
ODM_RTL8814A,
ODM_RTL8703B,
ODM_RTL8188F,
2019-11-09 10:12:08 +00:00
ODM_RTL8188F,
ODM_RTL8822B,
ODM_RTL8723D,
ODM_RTL8821C,
ODM_RTL8710B,
ODM_RTL8192F,
2017-05-11 18:47:23 +00:00
0,
};
void rtw_hal_chip_configure(_adapter *padapter)
{
2019-11-09 10:12:08 +00:00
padapter->hal_func.intf_chip_configure(padapter);
}
2019-11-09 10:12:08 +00:00
/*
* Description:
* Read chip internal ROM data
*
* Return:
* _SUCCESS success
* _FAIL fail
*/
u8 rtw_hal_read_chip_info(_adapter *padapter)
{
2019-11-09 10:12:08 +00:00
u8 rtn = _SUCCESS;
2017-05-11 18:47:23 +00:00
u8 hci_type = rtw_get_intf_type(padapter);
systime start = jiffies;
2017-05-11 18:47:23 +00:00
/* before access eFuse, make sure card enable has been called */
if ((hci_type == RTW_SDIO || hci_type == RTW_GSPI)
2019-11-09 10:12:08 +00:00
&& !rtw_is_hw_init_completed(padapter))
2017-05-11 18:47:23 +00:00
rtw_hal_power_on(padapter);
2019-11-09 10:12:08 +00:00
rtn = padapter->hal_func.read_adapter_info(padapter);
2017-05-11 18:47:23 +00:00
if ((hci_type == RTW_SDIO || hci_type == RTW_GSPI)
2019-11-09 10:12:08 +00:00
&& !rtw_is_hw_init_completed(padapter))
2017-05-11 18:47:23 +00:00
rtw_hal_power_off(padapter);
2019-11-09 10:12:08 +00:00
RTW_INFO("%s in %d ms\n", __func__, rtw_get_passing_time_ms(start));
return rtn;
}
void rtw_hal_read_chip_version(_adapter *padapter)
{
2019-11-09 10:12:08 +00:00
padapter->hal_func.read_chip_version(padapter);
2017-05-11 18:47:23 +00:00
rtw_odm_init_ic_type(padapter);
}
2019-11-09 10:12:08 +00:00
static void rtw_init_wireless_mode(_adapter *padapter)
{
u8 proto_wireless_mode = 0;
struct hal_spec_t *hal_spec = GET_HAL_SPEC(padapter);
if(hal_spec->proto_cap & PROTO_CAP_11B)
proto_wireless_mode |= WIRELESS_11B;
if(hal_spec->proto_cap & PROTO_CAP_11G)
proto_wireless_mode |= WIRELESS_11G;
#ifdef CONFIG_80211AC_VHT
if(hal_spec->band_cap & BAND_CAP_5G)
proto_wireless_mode |= WIRELESS_11A;
#endif
#ifdef CONFIG_80211N_HT
if(hal_spec->proto_cap & PROTO_CAP_11N) {
if(hal_spec->band_cap & BAND_CAP_2G)
proto_wireless_mode |= WIRELESS_11_24N;
if(hal_spec->band_cap & BAND_CAP_5G)
proto_wireless_mode |= WIRELESS_11_5N;
}
#endif
#ifdef CONFIG_80211AC_VHT
if(hal_spec->proto_cap & PROTO_CAP_11AC)
proto_wireless_mode |= WIRELESS_11AC;
#endif
padapter->registrypriv.wireless_mode &= proto_wireless_mode;
}
void rtw_hal_def_value_init(_adapter *padapter)
{
2017-05-11 18:35:20 +00:00
if (is_primary_adapter(padapter)) {
2019-11-09 10:12:08 +00:00
/*init fw_psmode_iface_id*/
adapter_to_pwrctl(padapter)->fw_psmode_iface_id = 0xff;
/*wireless_mode*/
rtw_init_wireless_mode(padapter);
padapter->hal_func.init_default_value(padapter);
2017-05-11 18:35:20 +00:00
rtw_init_hal_com_default_value(padapter);
2019-11-09 10:12:08 +00:00
#ifdef CONFIG_FW_MULTI_PORT_SUPPORT
adapter_to_dvobj(padapter)->dft.port_id = 0xFF;
adapter_to_dvobj(padapter)->dft.mac_id = 0xFF;
#endif
#ifdef CONFIG_HW_P0_TSF_SYNC
adapter_to_dvobj(padapter)->p0_tsf.sync_port = MAX_HW_PORT;
adapter_to_dvobj(padapter)->p0_tsf.offset = 0;
#endif
2017-05-11 18:35:20 +00:00
{
struct dvobj_priv *dvobj = adapter_to_dvobj(padapter);
2017-05-11 18:47:23 +00:00
struct hal_spec_t *hal_spec = GET_HAL_SPEC(padapter);
/* hal_spec is ready here */
dvobj->macid_ctl.num = rtw_min(hal_spec->macid_num, MACID_NUM_SW_LIMIT);
2017-05-11 18:35:20 +00:00
2017-05-11 18:47:23 +00:00
dvobj->cam_ctl.sec_cap = hal_spec->sec_cap;
dvobj->cam_ctl.num = rtw_min(hal_spec->sec_cam_ent_num, SEC_CAM_ENT_NUM_SW_LIMIT);
2017-05-11 18:35:20 +00:00
}
2019-11-09 10:12:08 +00:00
GET_HAL_DATA(padapter)->rx_tsf_addr_filter_config = 0;
2017-05-11 18:35:20 +00:00
}
}
2017-05-11 18:47:23 +00:00
u8 rtw_hal_data_init(_adapter *padapter)
{
if (is_primary_adapter(padapter)) {
padapter->hal_data_sz = sizeof(HAL_DATA_TYPE);
padapter->HalData = vzalloc(padapter->hal_data_sz);
2019-11-09 10:12:08 +00:00
if (padapter->HalData == NULL) {
RTW_INFO("cant not alloc memory for HAL DATA\n");
2017-05-11 18:47:23 +00:00
return _FAIL;
}
2019-11-09 10:12:08 +00:00
rtw_phydm_priv_init(padapter);
2017-05-11 18:47:23 +00:00
}
return _SUCCESS;
}
void rtw_hal_data_deinit(_adapter *padapter)
2019-11-09 10:12:08 +00:00
{
2017-05-11 18:47:23 +00:00
if (is_primary_adapter(padapter)) {
2019-11-09 10:12:08 +00:00
if (padapter->HalData) {
#ifdef CONFIG_LOAD_PHY_PARA_FROM_FILE
phy_free_filebuf(padapter);
#endif
vfree(padapter->HalData);
2017-05-11 18:47:23 +00:00
padapter->HalData = NULL;
padapter->hal_data_sz = 0;
2019-11-09 10:12:08 +00:00
}
2017-05-11 18:47:23 +00:00
}
}
void rtw_hal_free_data(_adapter *padapter)
{
2019-11-09 10:12:08 +00:00
/* free HAL Data */
rtw_hal_data_deinit(padapter);
}
2017-05-11 18:35:20 +00:00
void rtw_hal_dm_init(_adapter *padapter)
{
2017-05-11 18:35:20 +00:00
if (is_primary_adapter(padapter)) {
PHAL_DATA_TYPE pHalData = GET_HAL_DATA(padapter);
2019-11-09 10:12:08 +00:00
padapter->hal_func.dm_init(padapter);
2017-05-11 18:35:20 +00:00
2017-05-11 18:47:23 +00:00
_rtw_spinlock_init(&pHalData->IQKSpinLock);
2017-05-11 18:35:20 +00:00
2019-11-09 10:12:08 +00:00
phy_load_tx_power_ext_info(padapter, 1);
2017-05-11 18:35:20 +00:00
}
}
void rtw_hal_dm_deinit(_adapter *padapter)
{
2017-05-11 18:35:20 +00:00
if (is_primary_adapter(padapter)) {
2019-11-09 10:12:08 +00:00
PHAL_DATA_TYPE pHalData = GET_HAL_DATA(padapter);
2017-05-11 18:35:20 +00:00
2019-11-09 10:12:08 +00:00
padapter->hal_func.dm_deinit(padapter);
2017-05-11 18:35:20 +00:00
}
}
2019-11-09 10:12:08 +00:00
#ifdef CONFIG_RTW_SW_LED
void rtw_hal_sw_led_init(_adapter *padapter)
{
2019-11-09 10:12:08 +00:00
struct led_priv *ledpriv = adapter_to_led(padapter);
if (ledpriv->bRegUseLed == _FALSE)
return;
if (!is_primary_adapter(padapter))
return;
if (padapter->hal_func.InitSwLeds) {
padapter->hal_func.InitSwLeds(padapter);
rtw_led_set_ctl_en_mask_primary(padapter);
rtw_led_set_iface_en(padapter, 1);
}
}
void rtw_hal_sw_led_deinit(_adapter *padapter)
{
2019-11-09 10:12:08 +00:00
struct led_priv *ledpriv = adapter_to_led(padapter);
if (ledpriv->bRegUseLed == _FALSE)
return;
if (!is_primary_adapter(padapter))
return;
if (padapter->hal_func.DeInitSwLeds)
padapter->hal_func.DeInitSwLeds(padapter);
}
2019-11-09 10:12:08 +00:00
#endif
u32 rtw_hal_power_on(_adapter *padapter)
2019-11-09 10:12:08 +00:00
{
u32 ret = 0;
PHAL_DATA_TYPE pHalData = GET_HAL_DATA(padapter);
ret = padapter->hal_func.hal_power_on(padapter);
#ifdef CONFIG_BT_COEXIST
if ((ret == _SUCCESS) && (pHalData->EEPROMBluetoothCoexist == _TRUE))
rtw_btcoex_PowerOnSetting(padapter);
#endif
return ret;
}
void rtw_hal_power_off(_adapter *padapter)
{
2017-05-11 18:47:23 +00:00
struct macid_ctl_t *macid_ctl = &padapter->dvobj->macid_ctl;
memset(macid_ctl->h2c_msr, 0, MACID_NUM_SW_LIMIT);
2017-05-11 18:47:23 +00:00
2019-11-09 10:12:08 +00:00
#ifdef CONFIG_BT_COEXIST
rtw_btcoex_PowerOffSetting(padapter);
#endif
padapter->hal_func.hal_power_off(padapter);
}
2017-05-11 18:47:23 +00:00
2019-11-09 10:12:08 +00:00
void rtw_hal_init_opmode(_adapter *padapter)
{
NDIS_802_11_NETWORK_INFRASTRUCTURE networkType = Ndis802_11InfrastructureMax;
struct mlme_priv *pmlmepriv = &(padapter->mlmepriv);
sint fw_state;
fw_state = get_fwstate(pmlmepriv);
2019-11-09 10:12:08 +00:00
if (fw_state & WIFI_ADHOC_STATE)
networkType = Ndis802_11IBSS;
else if (fw_state & WIFI_STATION_STATE)
networkType = Ndis802_11Infrastructure;
2019-11-09 10:12:08 +00:00
#ifdef CONFIG_AP_MODE
else if (fw_state & WIFI_AP_STATE)
networkType = Ndis802_11APMode;
2019-11-09 10:12:08 +00:00
#endif
#ifdef CONFIG_RTW_MESH
else if (fw_state & WIFI_MESH_STATE)
networkType = Ndis802_11_mesh;
#endif
else
return;
2019-11-09 10:12:08 +00:00
rtw_setopmode_cmd(padapter, networkType, RTW_CMDF_DIRECTLY);
}
#ifdef CONFIG_NEW_NETDEV_HDL
uint rtw_hal_iface_init(_adapter *adapter)
{
uint status = _SUCCESS;
rtw_hal_set_hwreg(adapter, HW_VAR_MAC_ADDR, adapter_mac_addr(adapter));
#ifdef RTW_HALMAC
rtw_hal_hw_port_enable(adapter);
#endif
rtw_sec_restore_wep_key(adapter);
rtw_hal_init_opmode(adapter);
rtw_hal_start_thread(adapter);
return status;
}
2019-11-09 10:12:08 +00:00
uint rtw_hal_init(_adapter *padapter)
{
uint status = _SUCCESS;
status = padapter->hal_func.hal_init(padapter);
2019-11-09 10:12:08 +00:00
if (status == _SUCCESS) {
rtw_set_hw_init_completed(padapter, _TRUE);
if (padapter->registrypriv.notch_filter == 1)
rtw_hal_notch_filter(padapter, 1);
rtw_led_control(padapter, LED_CTL_POWER_ON);
init_hw_mlme_ext(padapter);
#ifdef CONFIG_RF_POWER_TRIM
rtw_bb_rf_gain_offset(padapter);
#endif /*CONFIG_RF_POWER_TRIM*/
GET_PRIMARY_ADAPTER(padapter)->bup = _TRUE; /*temporary*/
#ifdef CONFIG_MI_WITH_MBSSID_CAM
rtw_mi_set_mbid_cam(padapter);
#endif
#ifdef CONFIG_SUPPORT_MULTI_BCN
rtw_ap_multi_bcn_cfg(padapter);
#endif
#if (RTL8822B_SUPPORT == 1) || (RTL8192F_SUPPORT == 1)
#ifdef CONFIG_DYNAMIC_SOML
rtw_dyn_soml_config(padapter);
#endif
#endif
#ifdef CONFIG_RTW_TX_2PATH_EN
rtw_phydm_tx_2path_en(padapter);
#endif
} else {
rtw_set_hw_init_completed(padapter, _FALSE);
RTW_ERR("%s: hal_init fail\n", __func__);
}
return status;
}
#else
uint rtw_hal_init(_adapter *padapter)
{
uint status = _SUCCESS;
struct dvobj_priv *dvobj = adapter_to_dvobj(padapter);
int i;
2019-11-09 10:12:08 +00:00
status = padapter->hal_func.hal_init(padapter);
2017-05-11 18:47:23 +00:00
if (status == _SUCCESS) {
2019-11-09 10:12:08 +00:00
rtw_set_hw_init_completed(padapter, _TRUE);
rtw_mi_set_mac_addr(padapter);/*set mac addr of all ifaces*/
#ifdef RTW_HALMAC
rtw_restore_hw_port_cfg(padapter);
#endif
if (padapter->registrypriv.notch_filter == 1)
rtw_hal_notch_filter(padapter, 1);
2019-11-09 10:12:08 +00:00
for (i = 0; i < dvobj->iface_nums; i++)
2017-05-11 18:35:20 +00:00
rtw_sec_restore_wep_key(dvobj->padapters[i]);
rtw_led_control(padapter, LED_CTL_POWER_ON);
init_hw_mlme_ext(padapter);
2017-05-11 18:47:23 +00:00
2019-11-09 10:12:08 +00:00
rtw_hal_init_opmode(padapter);
#ifdef CONFIG_RF_POWER_TRIM
2017-05-11 18:35:20 +00:00
rtw_bb_rf_gain_offset(padapter);
2019-11-09 10:12:08 +00:00
#endif /*CONFIG_RF_POWER_TRIM*/
#ifdef CONFIG_SUPPORT_MULTI_BCN
rtw_ap_multi_bcn_cfg(padapter);
#endif
#if (RTL8822B_SUPPORT == 1) || (RTL8192F_SUPPORT == 1)
#ifdef CONFIG_DYNAMIC_SOML
rtw_dyn_soml_config(padapter);
#endif
#endif
2017-05-11 18:35:20 +00:00
2019-11-09 10:12:08 +00:00
#ifdef CONFIG_RTW_TX_2PATH_EN
rtw_phydm_tx_2path_en(padapter);
#endif
2017-05-11 18:47:23 +00:00
} else {
2019-11-09 10:12:08 +00:00
rtw_set_hw_init_completed(padapter, _FALSE);
RTW_ERR("%s: fail\n", __func__);
}
return status;
2019-11-09 10:12:08 +00:00
}
#endif
uint rtw_hal_deinit(_adapter *padapter)
{
uint status = _SUCCESS;
struct dvobj_priv *dvobj = adapter_to_dvobj(padapter);
int i;
2019-11-09 10:12:08 +00:00
status = padapter->hal_func.hal_deinit(padapter);
2019-11-09 10:12:08 +00:00
if (status == _SUCCESS) {
rtw_led_control(padapter, LED_CTL_POWER_OFF);
2019-11-09 10:12:08 +00:00
rtw_set_hw_init_completed(padapter, _FALSE);
} else
RTW_INFO("\n rtw_hal_deinit: hal_init fail\n");
return status;
}
2019-11-09 10:12:08 +00:00
u8 rtw_hal_set_hwreg(_adapter *padapter, u8 variable, u8 *val)
{
2019-11-09 10:12:08 +00:00
return padapter->hal_func.set_hw_reg_handler(padapter, variable, val);
}
void rtw_hal_get_hwreg(_adapter *padapter, u8 variable, u8 *val)
{
2019-11-09 10:12:08 +00:00
padapter->hal_func.GetHwRegHandler(padapter, variable, val);
}
u8 rtw_hal_set_def_var(_adapter *padapter, HAL_DEF_VARIABLE eVariable, PVOID pValue)
2019-11-09 10:12:08 +00:00
{
return padapter->hal_func.SetHalDefVarHandler(padapter, eVariable, pValue);
}
u8 rtw_hal_get_def_var(_adapter *padapter, HAL_DEF_VARIABLE eVariable, PVOID pValue)
2019-11-09 10:12:08 +00:00
{
return padapter->hal_func.get_hal_def_var_handler(padapter, eVariable, pValue);
}
2019-11-09 10:12:08 +00:00
void rtw_hal_set_odm_var(_adapter *padapter, HAL_ODM_VARIABLE eVariable, PVOID pValue1, BOOLEAN bSet)
{
2019-11-09 10:12:08 +00:00
padapter->hal_func.SetHalODMVarHandler(padapter, eVariable, pValue1, bSet);
}
2019-11-09 10:12:08 +00:00
void rtw_hal_get_odm_var(_adapter *padapter, HAL_ODM_VARIABLE eVariable, PVOID pValue1, PVOID pValue2)
{
2019-11-09 10:12:08 +00:00
padapter->hal_func.GetHalODMVarHandler(padapter, eVariable, pValue1, pValue2);
}
2017-05-11 18:47:23 +00:00
/* FOR SDIO & PCIE */
void rtw_hal_enable_interrupt(_adapter *padapter)
{
2019-11-09 10:12:08 +00:00
#if defined(CONFIG_PCI_HCI) || defined(CONFIG_SDIO_HCI) || defined (CONFIG_GSPI_HCI)
padapter->hal_func.enable_interrupt(padapter);
#endif /* #if defined(CONFIG_PCI_HCI) || defined (CONFIG_SDIO_HCI) || defined (CONFIG_GSPI_HCI) */
}
2017-05-11 18:47:23 +00:00
/* FOR SDIO & PCIE */
void rtw_hal_disable_interrupt(_adapter *padapter)
{
2019-11-09 10:12:08 +00:00
#if defined(CONFIG_PCI_HCI) || defined(CONFIG_SDIO_HCI) || defined (CONFIG_GSPI_HCI)
padapter->hal_func.disable_interrupt(padapter);
#endif /* #if defined(CONFIG_PCI_HCI) || defined (CONFIG_SDIO_HCI) || defined (CONFIG_GSPI_HCI) */
}
2017-05-11 18:47:23 +00:00
u8 rtw_hal_check_ips_status(_adapter *padapter)
{
u8 val = _FALSE;
2019-11-09 10:12:08 +00:00
if (padapter->hal_func.check_ips_status)
val = padapter->hal_func.check_ips_status(padapter);
else
RTW_INFO("%s: hal_func.check_ips_status is NULL!\n", __FUNCTION__);
return val;
}
2017-05-11 18:47:23 +00:00
s32 rtw_hal_fw_dl(_adapter *padapter, u8 wowlan)
{
2019-11-09 10:12:08 +00:00
return padapter->hal_func.fw_dl(padapter, wowlan);
2017-05-11 18:47:23 +00:00
}
2019-11-09 10:12:08 +00:00
#ifdef RTW_HALMAC
s32 rtw_hal_fw_mem_dl(_adapter *padapter, enum fw_mem mem)
{
systime dlfw_start_time = jiffies;
2019-11-09 10:12:08 +00:00
struct dvobj_priv *dvobj = adapter_to_dvobj(padapter);
struct debug_priv *pdbgpriv = &dvobj->drv_dbg;
s32 rst = _FALSE;
rst = padapter->hal_func.fw_mem_dl(padapter, mem);
RTW_INFO("%s in %dms\n", __func__, rtw_get_passing_time_ms(dlfw_start_time));
if (rst == _FALSE)
pdbgpriv->dbg_fw_mem_dl_error_cnt++;
if (1)
RTW_INFO("%s dbg_fw_mem_dl_error_cnt:%d\n", __func__, pdbgpriv->dbg_fw_mem_dl_error_cnt);
return rst;
}
#endif
2017-05-11 18:47:23 +00:00
#if defined(CONFIG_WOWLAN) || defined(CONFIG_AP_WOWLAN)
void rtw_hal_clear_interrupt(_adapter *padapter)
2019-11-09 10:12:08 +00:00
{
2017-05-11 18:47:23 +00:00
#if defined(CONFIG_SDIO_HCI) || defined(CONFIG_GSPI_HCI)
2019-11-09 10:12:08 +00:00
padapter->hal_func.clear_interrupt(padapter);
2017-05-11 18:47:23 +00:00
#endif
}
#endif
2019-11-09 10:12:08 +00:00
#if defined(CONFIG_USB_HCI) || defined(CONFIG_PCI_HCI)
u32 rtw_hal_inirp_init(_adapter *padapter)
{
2019-11-09 10:12:08 +00:00
if (is_primary_adapter(padapter))
return padapter->hal_func.inirp_init(padapter);
return _SUCCESS;
}
u32 rtw_hal_inirp_deinit(_adapter *padapter)
{
2017-05-11 18:47:23 +00:00
2019-11-09 10:12:08 +00:00
if (is_primary_adapter(padapter))
return padapter->hal_func.inirp_deinit(padapter);
2017-05-11 18:47:23 +00:00
return _SUCCESS;
}
2019-11-09 10:12:08 +00:00
#endif /* #if defined(CONFIG_USB_HCI) || defined (CONFIG_PCI_HCI) */
2017-05-11 18:47:23 +00:00
#if defined(CONFIG_PCI_HCI)
void rtw_hal_irp_reset(_adapter *padapter)
{
2019-11-09 10:12:08 +00:00
padapter->hal_func.irp_reset(GET_PRIMARY_ADAPTER(padapter));
}
void rtw_hal_pci_dbi_write(_adapter *padapter, u16 addr, u8 data)
{
u16 cmd[2];
cmd[0] = addr;
cmd[1] = data;
padapter->hal_func.set_hw_reg_handler(padapter, HW_VAR_DBI, (u8 *) cmd);
}
u8 rtw_hal_pci_dbi_read(_adapter *padapter, u16 addr)
{
padapter->hal_func.GetHwRegHandler(padapter, HW_VAR_DBI, (u8 *)(&addr));
return (u8)addr;
}
void rtw_hal_pci_mdio_write(_adapter *padapter, u8 addr, u16 data)
{
u16 cmd[2];
cmd[0] = (u16)addr;
cmd[1] = data;
padapter->hal_func.set_hw_reg_handler(padapter, HW_VAR_MDIO, (u8 *) cmd);
}
u16 rtw_hal_pci_mdio_read(_adapter *padapter, u8 addr)
{
padapter->hal_func.GetHwRegHandler(padapter, HW_VAR_MDIO, &addr);
return (u8)addr;
}
u8 rtw_hal_pci_l1off_nic_support(_adapter *padapter)
{
u8 l1off;
padapter->hal_func.GetHwRegHandler(padapter, HW_VAR_L1OFF_NIC_SUPPORT, &l1off);
return l1off;
}
u8 rtw_hal_pci_l1off_capability(_adapter *padapter)
{
u8 l1off;
padapter->hal_func.GetHwRegHandler(padapter, HW_VAR_L1OFF_CAPABILITY, &l1off);
return l1off;
}
2019-11-09 10:12:08 +00:00
#endif /* #if defined(CONFIG_PCI_HCI) */
2017-05-11 18:47:23 +00:00
/* for USB Auto-suspend */
2019-11-09 10:12:08 +00:00
u8 rtw_hal_intf_ps_func(_adapter *padapter, HAL_INTF_PS_FUNC efunc_id, u8 *val)
{
if (padapter->hal_func.interface_ps_func)
return padapter->hal_func.interface_ps_func(padapter, efunc_id, val);
return _FAIL;
}
s32 rtw_hal_xmitframe_enqueue(_adapter *padapter, struct xmit_frame *pxmitframe)
{
2019-11-09 10:12:08 +00:00
return padapter->hal_func.hal_xmitframe_enqueue(padapter, pxmitframe);
}
s32 rtw_hal_xmit(_adapter *padapter, struct xmit_frame *pxmitframe)
{
2019-11-09 10:12:08 +00:00
return padapter->hal_func.hal_xmit(padapter, pxmitframe);
}
/*
* [IMPORTANT] This function would be run in interrupt context.
*/
s32 rtw_hal_mgnt_xmit(_adapter *padapter, struct xmit_frame *pmgntframe)
{
s32 ret = _FAIL;
2019-11-09 10:12:08 +00:00
update_mgntframe_attrib_addr(padapter, pmgntframe);
2019-11-09 10:12:08 +00:00
#if defined(CONFIG_IEEE80211W) || defined(CONFIG_RTW_MESH)
if ((!MLME_IS_MESH(padapter) && SEC_IS_BIP_KEY_INSTALLED(&padapter->securitypriv) == _TRUE)
#ifdef CONFIG_RTW_MESH
|| (MLME_IS_MESH(padapter) && padapter->mesh_info.mesh_auth_id)
#endif
)
rtw_mgmt_xmitframe_coalesce(padapter, pmgntframe->pkt, pmgntframe);
2019-11-09 10:12:08 +00:00
#endif
2017-05-11 18:47:23 +00:00
no_mgmt_coalesce:
2019-11-09 10:12:08 +00:00
ret = padapter->hal_func.mgnt_xmit(padapter, pmgntframe);
return ret;
}
s32 rtw_hal_init_xmit_priv(_adapter *padapter)
2019-11-09 10:12:08 +00:00
{
return padapter->hal_func.init_xmit_priv(padapter);
}
void rtw_hal_free_xmit_priv(_adapter *padapter)
{
2019-11-09 10:12:08 +00:00
padapter->hal_func.free_xmit_priv(padapter);
}
s32 rtw_hal_init_recv_priv(_adapter *padapter)
2019-11-09 10:12:08 +00:00
{
return padapter->hal_func.init_recv_priv(padapter);
}
void rtw_hal_free_recv_priv(_adapter *padapter)
{
2019-11-09 10:12:08 +00:00
padapter->hal_func.free_recv_priv(padapter);
}
2019-11-09 10:12:08 +00:00
void rtw_sta_ra_registed(_adapter *padapter, struct sta_info *psta)
{
2019-11-09 10:12:08 +00:00
struct mlme_priv *pmlmepriv = &(padapter->mlmepriv);
HAL_DATA_TYPE *hal_data = GET_HAL_DATA(padapter);
2019-11-09 10:12:08 +00:00
if (psta == NULL) {
RTW_ERR(FUNC_ADPT_FMT" sta is NULL\n", FUNC_ADPT_ARG(padapter));
rtw_warn_on(1);
return;
}
2019-11-09 10:12:08 +00:00
#ifdef CONFIG_AP_MODE
if (MLME_IS_AP(padapter) || MLME_IS_MESH(padapter)) {
if (psta->cmn.aid > padapter->stapriv.max_aid) {
RTW_ERR("station aid %d exceed the max number\n", psta->cmn.aid);
rtw_warn_on(1);
return;
}
rtw_ap_update_sta_ra_info(padapter, psta);
}
2019-11-09 10:12:08 +00:00
#endif
psta->cmn.ra_info.ra_bw_mode = rtw_get_tx_bw_mode(padapter, psta);
/*set correct initial date rate for each mac_id */
hal_data->INIDATA_RATE[psta->cmn.mac_id] = psta->init_rate;
rtw_phydm_ra_registed(padapter, psta);
}
2019-11-09 10:12:08 +00:00
void rtw_hal_update_ra_mask(struct sta_info *psta)
{
2019-11-09 10:12:08 +00:00
_adapter *padapter;
if (!psta)
return;
padapter = psta->padapter;
rtw_sta_ra_registed(padapter, psta);
}
/* Start specifical interface thread */
void rtw_hal_start_thread(_adapter *padapter)
{
2019-11-09 10:12:08 +00:00
#if defined(CONFIG_SDIO_HCI) || defined(CONFIG_GSPI_HCI)
#ifndef CONFIG_SDIO_TX_TASKLET
padapter->hal_func.run_thread(padapter);
2017-05-11 18:47:23 +00:00
#endif
#endif
}
/* Start specifical interface thread */
void rtw_hal_stop_thread(_adapter *padapter)
{
2019-11-09 10:12:08 +00:00
#if defined(CONFIG_SDIO_HCI) || defined(CONFIG_GSPI_HCI)
2017-05-11 18:47:23 +00:00
#ifndef CONFIG_SDIO_TX_TASKLET
2019-11-09 10:12:08 +00:00
padapter->hal_func.cancel_thread(padapter);
#endif
2017-05-11 18:47:23 +00:00
#endif
}
u32 rtw_hal_read_bbreg(_adapter *padapter, u32 RegAddr, u32 BitMask)
{
u32 data = 0;
2019-11-09 10:12:08 +00:00
if (padapter->hal_func.read_bbreg)
data = padapter->hal_func.read_bbreg(padapter, RegAddr, BitMask);
return data;
}
void rtw_hal_write_bbreg(_adapter *padapter, u32 RegAddr, u32 BitMask, u32 Data)
{
2019-11-09 10:12:08 +00:00
if (padapter->hal_func.write_bbreg)
padapter->hal_func.write_bbreg(padapter, RegAddr, BitMask, Data);
}
2019-11-09 10:12:08 +00:00
u32 rtw_hal_read_rfreg(_adapter *padapter, enum rf_path eRFPath, u32 RegAddr, u32 BitMask)
{
u32 data = 0;
2017-05-11 18:47:23 +00:00
2019-11-09 10:12:08 +00:00
if (padapter->hal_func.read_rfreg) {
data = padapter->hal_func.read_rfreg(padapter, eRFPath, RegAddr, BitMask);
2017-05-11 18:47:23 +00:00
2019-11-09 10:12:08 +00:00
#ifdef DBG_IO
if (match_rf_read_sniff_ranges(padapter, eRFPath, RegAddr, BitMask)) {
RTW_INFO("DBG_IO rtw_hal_read_rfreg(%u, 0x%04x, 0x%08x) read:0x%08x(0x%08x)\n"
2017-05-11 18:47:23 +00:00
, eRFPath, RegAddr, BitMask, (data << PHY_CalculateBitShift(BitMask)), data);
}
2019-11-09 10:12:08 +00:00
#endif
2017-05-11 18:47:23 +00:00
}
return data;
}
2017-05-11 18:47:23 +00:00
2019-11-09 10:12:08 +00:00
void rtw_hal_write_rfreg(_adapter *padapter, enum rf_path eRFPath, u32 RegAddr, u32 BitMask, u32 Data)
{
2019-11-09 10:12:08 +00:00
if (padapter->hal_func.write_rfreg) {
2017-05-11 18:47:23 +00:00
2019-11-09 10:12:08 +00:00
#ifdef DBG_IO
if (match_rf_write_sniff_ranges(padapter, eRFPath, RegAddr, BitMask)) {
RTW_INFO("DBG_IO rtw_hal_write_rfreg(%u, 0x%04x, 0x%08x) write:0x%08x(0x%08x)\n"
2017-05-11 18:47:23 +00:00
, eRFPath, RegAddr, BitMask, (Data << PHY_CalculateBitShift(BitMask)), Data);
}
2019-11-09 10:12:08 +00:00
#endif
2017-05-11 18:47:23 +00:00
2019-11-09 10:12:08 +00:00
padapter->hal_func.write_rfreg(padapter, eRFPath, RegAddr, BitMask, Data);
2017-05-11 18:47:23 +00:00
#ifdef CONFIG_PCI_HCI
if (!IS_HARDWARE_TYPE_JAGUAR_AND_JAGUAR2(padapter)) /*For N-Series IC, suggest by Jenyu*/
udelay(2);
2017-05-11 18:47:23 +00:00
#endif
}
}
2019-11-09 10:12:08 +00:00
#ifdef CONFIG_SYSON_INDIRECT_ACCESS
u32 rtw_hal_read_syson_reg(PADAPTER padapter, u32 RegAddr, u32 BitMask)
{
u32 data = 0;
if (padapter->hal_func.read_syson_reg)
data = padapter->hal_func.read_syson_reg(padapter, RegAddr, BitMask);
return data;
}
void rtw_hal_write_syson_reg(_adapter *padapter, u32 RegAddr, u32 BitMask, u32 Data)
{
if (padapter->hal_func.write_syson_reg)
padapter->hal_func.write_syson_reg(padapter, RegAddr, BitMask, Data);
}
#endif
2017-05-11 18:47:23 +00:00
#if defined(CONFIG_PCI_HCI)
s32 rtw_hal_interrupt_handler(_adapter *padapter)
{
2017-05-11 18:47:23 +00:00
s32 ret = _FAIL;
2019-11-09 10:12:08 +00:00
ret = padapter->hal_func.interrupt_handler(padapter);
2017-05-11 18:47:23 +00:00
return ret;
}
2019-11-09 10:12:08 +00:00
void rtw_hal_unmap_beacon_icf(_adapter *padapter)
{
padapter->hal_func.unmap_beacon_icf(padapter);
}
2017-05-11 18:47:23 +00:00
#endif
#if defined(CONFIG_USB_HCI) && defined(CONFIG_SUPPORT_USB_INT)
void rtw_hal_interrupt_handler(_adapter *padapter, u16 pkt_len, u8 *pbuf)
{
2019-11-09 10:12:08 +00:00
padapter->hal_func.interrupt_handler(padapter, pkt_len, pbuf);
2017-05-11 18:47:23 +00:00
}
#endif
2019-11-09 10:12:08 +00:00
void rtw_hal_set_chnl_bw(_adapter *padapter, u8 channel, enum channel_width Bandwidth, u8 Offset40, u8 Offset80)
{
2017-05-11 18:35:20 +00:00
PHAL_DATA_TYPE pHalData = GET_HAL_DATA(padapter);
2019-11-09 10:12:08 +00:00
u8 cch_160 = Bandwidth == CHANNEL_WIDTH_160 ? channel : 0;
u8 cch_80 = Bandwidth == CHANNEL_WIDTH_80 ? channel : 0;
u8 cch_40 = Bandwidth == CHANNEL_WIDTH_40 ? channel : 0;
u8 cch_20 = Bandwidth == CHANNEL_WIDTH_20 ? channel : 0;
2019-11-09 10:12:08 +00:00
if (rtw_phydm_is_iqk_in_progress(padapter))
RTW_ERR("%s, %d, IQK may race condition\n", __func__, __LINE__);
2019-11-09 10:12:08 +00:00
#ifdef CONFIG_MP_INCLUDED
/* MP mode channel don't use secondary channel */
if (rtw_mp_mode_check(padapter) == _FALSE)
#endif
{
if (cch_80 != 0)
cch_40 = rtw_get_scch_by_cch_offset(cch_80, CHANNEL_WIDTH_80, Offset80);
if (cch_40 != 0)
cch_20 = rtw_get_scch_by_cch_offset(cch_40, CHANNEL_WIDTH_40, Offset40);
}
pHalData->cch_80 = cch_80;
pHalData->cch_40 = cch_40;
pHalData->cch_20 = cch_20;
padapter->hal_func.set_chnl_bw_handler(padapter, channel, Bandwidth, Offset40, Offset80);
pHalData->current_band_type = channel > 14 ? BAND_ON_5G:BAND_ON_2_4G;
}
void rtw_hal_set_tx_power_level(_adapter *padapter, u8 channel)
{
2019-11-09 10:12:08 +00:00
if (padapter->hal_func.set_tx_power_level_handler)
padapter->hal_func.set_tx_power_level_handler(padapter, channel);
}
void rtw_hal_get_tx_power_level(_adapter *padapter, s32 *powerlevel)
{
2019-11-09 10:12:08 +00:00
if (padapter->hal_func.get_tx_power_level_handler)
padapter->hal_func.get_tx_power_level_handler(padapter, powerlevel);
}
void rtw_hal_dm_watchdog(_adapter *padapter)
{
2019-11-09 10:12:08 +00:00
rtw_hal_turbo_edca(padapter);
padapter->hal_func.hal_dm_watchdog(padapter);
#ifdef CONFIG_PCI_DYNAMIC_ASPM
rtw_pci_aspm_config_dynamic_l1_ilde_time(padapter);
#endif
}
2017-05-11 18:47:23 +00:00
#ifdef CONFIG_LPS_LCLK_WD_TIMER
void rtw_hal_dm_watchdog_in_lps(_adapter *padapter)
{
#if defined(CONFIG_CONCURRENT_MODE)
2019-11-09 10:12:08 +00:00
#ifndef CONFIG_FW_MULTI_PORT_SUPPORT
if (padapter->hw_port != HW_PORT0)
return;
2019-11-09 10:12:08 +00:00
#endif
#endif
2019-11-09 10:12:08 +00:00
if (adapter_to_pwrctl(padapter)->bFwCurrentInPSMode == _TRUE)
rtw_phydm_watchdog_in_lps_lclk(padapter);/* this function caller is in interrupt context */
}
2019-11-09 10:12:08 +00:00
#endif /*CONFIG_LPS_LCLK_WD_TIMER*/
void rtw_hal_bcn_related_reg_setting(_adapter *padapter)
2019-11-09 10:12:08 +00:00
{
padapter->hal_func.SetBeaconRelatedRegistersHandler(padapter);
}
#ifdef CONFIG_HOSTAPD_MLME
s32 rtw_hal_hostap_mgnt_xmit_entry(_adapter *padapter, _pkt *pkt)
{
2019-11-09 10:12:08 +00:00
if (padapter->hal_func.hostap_mgnt_xmit_entry)
return padapter->hal_func.hostap_mgnt_xmit_entry(padapter, pkt);
return _FAIL;
}
2019-11-09 10:12:08 +00:00
#endif /* CONFIG_HOSTAPD_MLME */
#ifdef DBG_CONFIG_ERROR_DETECT
void rtw_hal_sreset_init(_adapter *padapter)
{
2019-11-09 10:12:08 +00:00
padapter->hal_func.sreset_init_value(padapter);
}
void rtw_hal_sreset_reset(_adapter *padapter)
{
padapter = GET_PRIMARY_ADAPTER(padapter);
2019-11-09 10:12:08 +00:00
padapter->hal_func.silentreset(padapter);
}
void rtw_hal_sreset_reset_value(_adapter *padapter)
{
2019-11-09 10:12:08 +00:00
padapter->hal_func.sreset_reset_value(padapter);
}
void rtw_hal_sreset_xmit_status_check(_adapter *padapter)
{
2019-11-09 10:12:08 +00:00
padapter->hal_func.sreset_xmit_status_check(padapter);
}
void rtw_hal_sreset_linked_status_check(_adapter *padapter)
{
2019-11-09 10:12:08 +00:00
padapter->hal_func.sreset_linked_status_check(padapter);
}
u8 rtw_hal_sreset_get_wifi_status(_adapter *padapter)
2019-11-09 10:12:08 +00:00
{
return padapter->hal_func.sreset_get_wifi_status(padapter);
}
bool rtw_hal_sreset_inprogress(_adapter *padapter)
{
padapter = GET_PRIMARY_ADAPTER(padapter);
2019-11-09 10:12:08 +00:00
return padapter->hal_func.sreset_inprogress(padapter);
}
2019-11-09 10:12:08 +00:00
#endif /* DBG_CONFIG_ERROR_DETECT */
#ifdef CONFIG_IOL
2019-11-09 10:12:08 +00:00
int rtw_hal_iol_cmd(ADAPTER *adapter, struct xmit_frame *xmit_frame, u32 max_waiting_ms, u32 bndy_cnt)
{
2019-11-09 10:12:08 +00:00
if (adapter->hal_func.IOL_exec_cmds_sync)
return adapter->hal_func.IOL_exec_cmds_sync(adapter, xmit_frame, max_waiting_ms, bndy_cnt);
return _FAIL;
}
#endif
#ifdef CONFIG_XMIT_THREAD_MODE
s32 rtw_hal_xmit_thread_handler(_adapter *padapter)
2019-11-09 10:12:08 +00:00
{
return padapter->hal_func.xmit_thread_handler(padapter);
}
#endif
#ifdef CONFIG_RECV_THREAD_MODE
s32 rtw_hal_recv_hdl(_adapter *adapter)
{
return adapter->hal_func.recv_hdl(adapter);
}
#endif
void rtw_hal_notch_filter(_adapter *adapter, bool enable)
{
2019-11-09 10:12:08 +00:00
if (adapter->hal_func.hal_notch_filter)
adapter->hal_func.hal_notch_filter(adapter, enable);
}
2019-11-09 10:12:08 +00:00
#ifdef CONFIG_FW_C2H_REG
inline bool rtw_hal_c2h_valid(_adapter *adapter, u8 *buf)
{
HAL_DATA_TYPE *HalData = GET_HAL_DATA(adapter);
2019-11-09 10:12:08 +00:00
HAL_VERSION *hal_ver = &HalData->version_id;
bool ret = _FAIL;
2019-11-09 10:12:08 +00:00
ret = C2H_ID_88XX(buf) || C2H_PLEN_88XX(buf);
return ret;
}
2019-11-09 10:12:08 +00:00
inline s32 rtw_hal_c2h_evt_read(_adapter *adapter, u8 *buf)
{
HAL_DATA_TYPE *HalData = GET_HAL_DATA(adapter);
2019-11-09 10:12:08 +00:00
HAL_VERSION *hal_ver = &HalData->version_id;
s32 ret = _FAIL;
2019-11-09 10:12:08 +00:00
ret = c2h_evt_read_88xx(adapter, buf);
return ret;
}
bool rtw_hal_c2h_reg_hdr_parse(_adapter *adapter, u8 *buf, u8 *id, u8 *seq, u8 *plen, u8 **payload)
{
HAL_DATA_TYPE *HalData = GET_HAL_DATA(adapter);
HAL_VERSION *hal_ver = &HalData->version_id;
bool ret = _FAIL;
*id = C2H_ID_88XX(buf);
*seq = C2H_SEQ_88XX(buf);
*plen = C2H_PLEN_88XX(buf);
*payload = C2H_PAYLOAD_88XX(buf);
ret = _SUCCESS;
return ret;
}
#endif /* CONFIG_FW_C2H_REG */
#ifdef CONFIG_FW_C2H_PKT
bool rtw_hal_c2h_pkt_hdr_parse(_adapter *adapter, u8 *buf, u16 len, u8 *id, u8 *seq, u8 *plen, u8 **payload)
{
HAL_DATA_TYPE *HalData = GET_HAL_DATA(adapter);
HAL_VERSION *hal_ver = &HalData->version_id;
bool ret = _FAIL;
if (!buf || len > 256 || len < 3)
goto exit;
*id = C2H_ID_88XX(buf);
*seq = C2H_SEQ_88XX(buf);
*plen = len - 2;
*payload = C2H_PAYLOAD_88XX(buf);
ret = _SUCCESS;
exit:
return ret;
}
#endif /* CONFIG_FW_C2H_PKT */
#if defined(CONFIG_MP_INCLUDED) && defined(CONFIG_RTL8723B)
#include <rtw_bt_mp.h> /* for MPTBT_FwC2hBtMpCtrl */
#endif
s32 c2h_handler(_adapter *adapter, u8 id, u8 seq, u8 plen, u8 *payload)
{
u8 sub_id = 0;
s32 ret = _SUCCESS;
switch (id) {
case C2H_FW_SCAN_COMPLETE:
RTW_INFO("[C2H], FW Scan Complete\n");
break;
#ifdef CONFIG_BT_COEXIST
case C2H_BT_INFO:
rtw_btcoex_BtInfoNotify(adapter, plen, payload);
break;
case C2H_BT_MP_INFO:
#if defined(CONFIG_MP_INCLUDED) && defined(CONFIG_RTL8723B)
MPTBT_FwC2hBtMpCtrl(adapter, payload, plen);
#endif
rtw_btcoex_BtMpRptNotify(adapter, plen, payload);
break;
case C2H_MAILBOX_STATUS:
RTW_DBG_DUMP("C2H_MAILBOX_STATUS: ", payload, plen);
break;
case C2H_WLAN_INFO:
rtw_btcoex_WlFwDbgInfoNotify(adapter, payload, plen);
break;
#endif /* CONFIG_BT_COEXIST */
case C2H_IQK_FINISH:
c2h_iqk_offload(adapter, payload, plen);
break;
#if defined(CONFIG_TDLS) && defined(CONFIG_TDLS_CH_SW)
case C2H_FW_CHNL_SWITCH_COMPLETE:
rtw_tdls_chsw_oper_done(adapter);
break;
case C2H_BCN_EARLY_RPT:
rtw_tdls_ch_sw_back_to_base_chnl(adapter);
break;
#endif
#ifdef CONFIG_MCC_MODE
case C2H_MCC:
rtw_hal_mcc_c2h_handler(adapter, plen, payload);
break;
#endif
#ifdef CONFIG_RTW_MAC_HIDDEN_RPT
case C2H_MAC_HIDDEN_RPT:
c2h_mac_hidden_rpt_hdl(adapter, payload, plen);
break;
case C2H_MAC_HIDDEN_RPT_2:
c2h_mac_hidden_rpt_2_hdl(adapter, payload, plen);
break;
#endif
case C2H_DEFEATURE_DBG:
c2h_defeature_dbg_hdl(adapter, payload, plen);
break;
#ifdef CONFIG_RTW_CUSTOMER_STR
case C2H_CUSTOMER_STR_RPT:
c2h_customer_str_rpt_hdl(adapter, payload, plen);
break;
case C2H_CUSTOMER_STR_RPT_2:
c2h_customer_str_rpt_2_hdl(adapter, payload, plen);
break;
#endif
#ifdef RTW_PER_CMD_SUPPORT_FW
case C2H_PER_RATE_RPT:
c2h_per_rate_rpt_hdl(adapter, payload, plen);
break;
#endif
case C2H_EXTEND:
sub_id = payload[0];
/* no handle, goto default */
__attribute__((__fallthrough__));
2019-11-09 10:12:08 +00:00
default:
if (phydm_c2H_content_parsing(adapter_to_phydm(adapter), id, plen, payload) != TRUE)
ret = _FAIL;
break;
}
exit:
if (ret != _SUCCESS) {
if (id == C2H_EXTEND)
RTW_WARN("%s: unknown C2H(0x%02x, 0x%02x)\n", __func__, id, sub_id);
else
RTW_WARN("%s: unknown C2H(0x%02x)\n", __func__, id);
}
return ret;
}
2019-11-09 10:12:08 +00:00
#ifndef RTW_HALMAC
s32 rtw_hal_c2h_handler(_adapter *adapter, u8 id, u8 seq, u8 plen, u8 *payload)
{
s32 ret = _FAIL;
2019-11-09 10:12:08 +00:00
ret = adapter->hal_func.c2h_handler(adapter, id, seq, plen, payload);
if (ret != _SUCCESS)
ret = c2h_handler(adapter, id, seq, plen, payload);
return ret;
}
2019-11-09 10:12:08 +00:00
s32 rtw_hal_c2h_id_handle_directly(_adapter *adapter, u8 id, u8 seq, u8 plen, u8 *payload)
{
switch (id) {
case C2H_CCX_TX_RPT:
case C2H_BT_MP_INFO:
case C2H_FW_CHNL_SWITCH_COMPLETE:
case C2H_IQK_FINISH:
case C2H_MCC:
case C2H_BCN_EARLY_RPT:
case C2H_AP_REQ_TXRPT:
case C2H_SPC_STAT:
return _TRUE;
default:
return _FALSE;
}
}
2019-11-09 10:12:08 +00:00
#endif /* !RTW_HALMAC */
s32 rtw_hal_is_disable_sw_channel_plan(PADAPTER padapter)
{
return GET_HAL_DATA(padapter)->bDisableSWChannelPlan;
}
2019-11-09 10:12:08 +00:00
static s32 _rtw_hal_macid_sleep(_adapter *adapter, u8 macid, u8 sleep)
{
2019-11-09 10:12:08 +00:00
struct macid_ctl_t *macid_ctl = adapter_to_macidctl(adapter);
u16 reg_sleep;
u8 bit_shift;
u32 val32;
s32 ret = _FAIL;
2017-05-11 18:35:20 +00:00
if (macid >= macid_ctl->num) {
2019-11-09 10:12:08 +00:00
RTW_ERR(ADPT_FMT" %s invalid macid(%u)\n"
, ADPT_ARG(adapter), sleep ? "sleep" : "wakeup" , macid);
goto exit;
}
if (macid < 32) {
reg_sleep = macid_ctl->reg_sleep_m0;
bit_shift = macid;
#if (MACID_NUM_SW_LIMIT > 32)
} else if (macid < 64) {
reg_sleep = macid_ctl->reg_sleep_m1;
bit_shift = macid - 32;
#endif
#if (MACID_NUM_SW_LIMIT > 64)
} else if (macid < 96) {
reg_sleep = macid_ctl->reg_sleep_m2;
bit_shift = macid - 64;
#endif
#if (MACID_NUM_SW_LIMIT > 96)
} else if (macid < 128) {
reg_sleep = macid_ctl->reg_sleep_m3;
bit_shift = macid - 96;
#endif
} else {
rtw_warn_on(1);
goto exit;
}
if (!reg_sleep) {
rtw_warn_on(1);
goto exit;
2017-05-11 18:35:20 +00:00
}
2019-11-09 10:12:08 +00:00
val32 = rtw_read32(adapter, reg_sleep);
RTW_INFO(ADPT_FMT" %s macid=%d, ori reg_0x%03x=0x%08x\n"
, ADPT_ARG(adapter), sleep ? "sleep" : "wakeup"
, macid, reg_sleep, val32);
2019-11-09 10:12:08 +00:00
ret = _SUCCESS;
if (sleep) {
if (val32 & BIT(bit_shift))
goto exit;
val32 |= BIT(bit_shift);
} else {
if (!(val32 & BIT(bit_shift)))
goto exit;
val32 &= ~BIT(bit_shift);
}
rtw_write32(adapter, reg_sleep, val32);
exit:
return ret;
}
2019-11-09 10:12:08 +00:00
inline s32 rtw_hal_macid_sleep(_adapter *adapter, u8 macid)
{
2019-11-09 10:12:08 +00:00
return _rtw_hal_macid_sleep(adapter, macid, 1);
}
2019-11-09 10:12:08 +00:00
inline s32 rtw_hal_macid_wakeup(_adapter *adapter, u8 macid)
{
return _rtw_hal_macid_sleep(adapter, macid, 0);
}
2019-11-09 10:12:08 +00:00
static s32 _rtw_hal_macid_bmp_sleep(_adapter *adapter, struct macid_bmp *bmp, u8 sleep)
{
struct macid_ctl_t *macid_ctl = adapter_to_macidctl(adapter);
u16 reg_sleep;
u32 m;
u8 mid = 0;
u32 val32;
do {
if (mid == 0) {
m = bmp->m0;
reg_sleep = macid_ctl->reg_sleep_m0;
#if (MACID_NUM_SW_LIMIT > 32)
} else if (mid == 1) {
m = bmp->m1;
reg_sleep = macid_ctl->reg_sleep_m1;
#endif
#if (MACID_NUM_SW_LIMIT > 64)
} else if (mid == 2) {
m = bmp->m2;
reg_sleep = macid_ctl->reg_sleep_m2;
#endif
#if (MACID_NUM_SW_LIMIT > 96)
} else if (mid == 3) {
m = bmp->m3;
reg_sleep = macid_ctl->reg_sleep_m3;
#endif
} else {
rtw_warn_on(1);
break;
}
if (m == 0)
goto move_next;
if (!reg_sleep) {
rtw_warn_on(1);
break;
}
val32 = rtw_read32(adapter, reg_sleep);
RTW_INFO(ADPT_FMT" %s m%u=0x%08x, ori reg_0x%03x=0x%08x\n"
, ADPT_ARG(adapter), sleep ? "sleep" : "wakeup"
, mid, m, reg_sleep, val32);
if (sleep) {
if ((val32 & m) == m)
goto move_next;
val32 |= m;
} else {
if ((val32 & m) == 0)
goto move_next;
val32 &= ~m;
}
rtw_write32(adapter, reg_sleep, val32);
2017-05-11 18:35:20 +00:00
2019-11-09 10:12:08 +00:00
move_next:
mid++;
} while (mid * 32 < MACID_NUM_SW_LIMIT);
return _SUCCESS;
}
2019-11-09 10:12:08 +00:00
inline s32 rtw_hal_macid_sleep_all_used(_adapter *adapter)
{
struct macid_ctl_t *macid_ctl = adapter_to_macidctl(adapter);
return _rtw_hal_macid_bmp_sleep(adapter, &macid_ctl->used, 1);
}
inline s32 rtw_hal_macid_wakeup_all_used(_adapter *adapter)
{
struct macid_ctl_t *macid_ctl = adapter_to_macidctl(adapter);
return _rtw_hal_macid_bmp_sleep(adapter, &macid_ctl->used, 0);
}
s32 rtw_hal_fill_h2c_cmd(PADAPTER padapter, u8 ElementID, u32 CmdLen, u8 *pCmdBuffer)
{
2017-05-11 18:47:23 +00:00
_adapter *pri_adapter = GET_PRIMARY_ADAPTER(padapter);
2019-11-09 10:12:08 +00:00
if (GET_HAL_DATA(pri_adapter)->bFWReady == _TRUE)
return padapter->hal_func.fill_h2c_cmd(padapter, ElementID, CmdLen, pCmdBuffer);
2017-05-11 18:47:23 +00:00
else if (padapter->registrypriv.mp_mode == 0)
2019-11-09 10:12:08 +00:00
RTW_PRINT(FUNC_ADPT_FMT" FW doesn't exit when no MP mode, by pass H2C id:0x%02x\n"
, FUNC_ADPT_ARG(padapter), ElementID);
2017-05-11 18:47:23 +00:00
return _FAIL;
}
2019-11-09 10:12:08 +00:00
void rtw_hal_fill_fake_txdesc(_adapter *padapter, u8 *pDesc, u32 BufferLen,
u8 IsPsPoll, u8 IsBTQosNull, u8 bDataFrame)
2017-05-11 18:47:23 +00:00
{
2019-11-09 10:12:08 +00:00
padapter->hal_func.fill_fake_txdesc(padapter, pDesc, BufferLen, IsPsPoll, IsBTQosNull, bDataFrame);
2017-05-11 18:47:23 +00:00
}
2019-11-09 10:12:08 +00:00
2017-05-11 18:47:23 +00:00
u8 rtw_hal_get_txbuff_rsvd_page_num(_adapter *adapter, bool wowlan)
{
2019-11-09 10:12:08 +00:00
u8 num = 0;
if (adapter->hal_func.hal_get_tx_buff_rsvd_page_num) {
num = adapter->hal_func.hal_get_tx_buff_rsvd_page_num(adapter, wowlan);
} else {
#ifdef RTW_HALMAC
num = GET_HAL_DATA(adapter)->drv_rsvd_page_number;
#endif /* RTW_HALMAC */
}
return num;
2017-05-11 18:47:23 +00:00
}
#ifdef CONFIG_GPIO_API
void rtw_hal_update_hisr_hsisr_ind(_adapter *padapter, u32 flag)
{
2019-11-09 10:12:08 +00:00
if (padapter->hal_func.update_hisr_hsisr_ind)
padapter->hal_func.update_hisr_hsisr_ind(padapter, flag);
}
int rtw_hal_gpio_func_check(_adapter *padapter, u8 gpio_num)
{
int ret = _SUCCESS;
if (padapter->hal_func.hal_gpio_func_check)
ret = padapter->hal_func.hal_gpio_func_check(padapter, gpio_num);
return ret;
}
void rtw_hal_gpio_multi_func_reset(_adapter *padapter, u8 gpio_num)
{
if (padapter->hal_func.hal_gpio_multi_func_reset)
padapter->hal_func.hal_gpio_multi_func_reset(padapter, gpio_num);
2017-05-11 18:47:23 +00:00
}
#endif
2019-11-09 10:12:08 +00:00
#ifdef CONFIG_FW_CORRECT_BCN
2017-05-11 18:47:23 +00:00
void rtw_hal_fw_correct_bcn(_adapter *padapter)
{
2019-11-09 10:12:08 +00:00
if (padapter->hal_func.fw_correct_bcn)
padapter->hal_func.fw_correct_bcn(padapter);
}
#endif
void rtw_hal_set_tx_power_index(PADAPTER padapter, u32 powerindex, enum rf_path rfpath, u8 rate)
{
return padapter->hal_func.set_tx_power_index_handler(padapter, powerindex, rfpath, rate);
}
u8 rtw_hal_get_tx_power_index(PADAPTER padapter, enum rf_path rfpath, u8 rate, u8 bandwidth, u8 channel, struct txpwr_idx_comp *tic)
{
return padapter->hal_func.get_tx_power_index_handler(padapter, rfpath, rate, bandwidth, channel, tic);
2017-05-11 18:47:23 +00:00
}
2019-11-09 10:12:08 +00:00
#ifdef RTW_HALMAC
/*
* Description:
* Initialize MAC registers
*
* Return:
* _TRUE success
* _FALSE fail
*/
u8 rtw_hal_init_mac_register(PADAPTER adapter)
{
return adapter->hal_func.init_mac_register(adapter);
}
/*
* Description:
* Initialize PHY(BB/RF) related functions
*
* Return:
* _TRUE success
* _FALSE fail
*/
u8 rtw_hal_init_phy(PADAPTER adapter)
{
return adapter->hal_func.init_phy(adapter);
}
#endif /* RTW_HALMAC */
#ifdef CONFIG_RFKILL_POLL
bool rtw_hal_rfkill_poll(_adapter *adapter, u8 *valid)
{
bool ret;
if (adapter->hal_func.hal_radio_onoff_check)
ret = adapter->hal_func.hal_radio_onoff_check(adapter, valid);
else {
*valid = 0;
ret = _FALSE;
}
return ret;
}
#endif
2017-05-11 18:47:23 +00:00
#define rtw_hal_error_msg(ops_fun) \
2019-11-09 10:12:08 +00:00
RTW_PRINT("### %s - Error : Please hook hal_func.%s ###\n", __FUNCTION__, ops_fun)
2017-05-11 18:47:23 +00:00
u8 rtw_hal_ops_check(_adapter *padapter)
2019-11-09 10:12:08 +00:00
{
2017-05-11 18:47:23 +00:00
u8 ret = _SUCCESS;
#if 1
/*** initialize section ***/
2019-11-09 10:12:08 +00:00
if (NULL == padapter->hal_func.read_chip_version) {
2017-05-11 18:47:23 +00:00
rtw_hal_error_msg("read_chip_version");
ret = _FAIL;
2019-11-09 10:12:08 +00:00
}
if (NULL == padapter->hal_func.init_default_value) {
2017-05-11 18:47:23 +00:00
rtw_hal_error_msg("init_default_value");
ret = _FAIL;
}
2019-11-09 10:12:08 +00:00
if (NULL == padapter->hal_func.intf_chip_configure) {
2017-05-11 18:47:23 +00:00
rtw_hal_error_msg("intf_chip_configure");
ret = _FAIL;
}
2019-11-09 10:12:08 +00:00
if (NULL == padapter->hal_func.read_adapter_info) {
2017-05-11 18:47:23 +00:00
rtw_hal_error_msg("read_adapter_info");
ret = _FAIL;
}
2019-11-09 10:12:08 +00:00
if (NULL == padapter->hal_func.hal_power_on) {
2017-05-11 18:47:23 +00:00
rtw_hal_error_msg("hal_power_on");
ret = _FAIL;
2019-11-09 10:12:08 +00:00
}
if (NULL == padapter->hal_func.hal_power_off) {
2017-05-11 18:47:23 +00:00
rtw_hal_error_msg("hal_power_off");
ret = _FAIL;
}
2019-11-09 10:12:08 +00:00
if (NULL == padapter->hal_func.hal_init) {
2017-05-11 18:47:23 +00:00
rtw_hal_error_msg("hal_init");
ret = _FAIL;
}
2019-11-09 10:12:08 +00:00
if (NULL == padapter->hal_func.hal_deinit) {
2017-05-11 18:47:23 +00:00
rtw_hal_error_msg("hal_deinit");
ret = _FAIL;
}
2019-11-09 10:12:08 +00:00
2017-05-11 18:47:23 +00:00
/*** xmit section ***/
2019-11-09 10:12:08 +00:00
if (NULL == padapter->hal_func.init_xmit_priv) {
2017-05-11 18:47:23 +00:00
rtw_hal_error_msg("init_xmit_priv");
ret = _FAIL;
}
2019-11-09 10:12:08 +00:00
if (NULL == padapter->hal_func.free_xmit_priv) {
2017-05-11 18:47:23 +00:00
rtw_hal_error_msg("free_xmit_priv");
ret = _FAIL;
}
2019-11-09 10:12:08 +00:00
if (NULL == padapter->hal_func.hal_xmit) {
2017-05-11 18:47:23 +00:00
rtw_hal_error_msg("hal_xmit");
ret = _FAIL;
}
2019-11-09 10:12:08 +00:00
if (NULL == padapter->hal_func.mgnt_xmit) {
2017-05-11 18:47:23 +00:00
rtw_hal_error_msg("mgnt_xmit");
ret = _FAIL;
}
2019-11-09 10:12:08 +00:00
#ifdef CONFIG_XMIT_THREAD_MODE
if (NULL == padapter->hal_func.xmit_thread_handler) {
2017-05-11 18:47:23 +00:00
rtw_hal_error_msg("xmit_thread_handler");
ret = _FAIL;
}
2019-11-09 10:12:08 +00:00
#endif
if (NULL == padapter->hal_func.hal_xmitframe_enqueue) {
2017-05-11 18:47:23 +00:00
rtw_hal_error_msg("hal_xmitframe_enqueue");
ret = _FAIL;
}
2019-11-09 10:12:08 +00:00
#if defined(CONFIG_SDIO_HCI) || defined(CONFIG_GSPI_HCI)
#ifndef CONFIG_SDIO_TX_TASKLET
if (NULL == padapter->hal_func.run_thread) {
2017-05-11 18:47:23 +00:00
rtw_hal_error_msg("run_thread");
ret = _FAIL;
}
2019-11-09 10:12:08 +00:00
if (NULL == padapter->hal_func.cancel_thread) {
2017-05-11 18:47:23 +00:00
rtw_hal_error_msg("cancel_thread");
ret = _FAIL;
}
2019-11-09 10:12:08 +00:00
#endif
#endif
2017-05-11 18:47:23 +00:00
/*** recv section ***/
2019-11-09 10:12:08 +00:00
if (NULL == padapter->hal_func.init_recv_priv) {
2017-05-11 18:47:23 +00:00
rtw_hal_error_msg("init_recv_priv");
ret = _FAIL;
}
2019-11-09 10:12:08 +00:00
if (NULL == padapter->hal_func.free_recv_priv) {
2017-05-11 18:47:23 +00:00
rtw_hal_error_msg("free_recv_priv");
ret = _FAIL;
}
2019-11-09 10:12:08 +00:00
#ifdef CONFIG_RECV_THREAD_MODE
if (NULL == padapter->hal_func.recv_hdl) {
rtw_hal_error_msg("recv_hdl");
ret = _FAIL;
}
#endif
#if defined(CONFIG_USB_HCI) || defined(CONFIG_PCI_HCI)
if (NULL == padapter->hal_func.inirp_init) {
2017-05-11 18:47:23 +00:00
rtw_hal_error_msg("inirp_init");
ret = _FAIL;
}
2019-11-09 10:12:08 +00:00
if (NULL == padapter->hal_func.inirp_deinit) {
2017-05-11 18:47:23 +00:00
rtw_hal_error_msg("inirp_deinit");
ret = _FAIL;
}
2019-11-09 10:12:08 +00:00
#endif /* #if defined(CONFIG_USB_HCI) || defined (CONFIG_PCI_HCI) */
2017-05-11 18:47:23 +00:00
/*** interrupt hdl section ***/
2019-11-09 10:12:08 +00:00
#if defined(CONFIG_PCI_HCI)
if (NULL == padapter->hal_func.irp_reset) {
2017-05-11 18:47:23 +00:00
rtw_hal_error_msg("irp_reset");
ret = _FAIL;
}
2019-11-09 10:12:08 +00:00
#endif/*#if defined(CONFIG_PCI_HCI)*/
#if (defined(CONFIG_PCI_HCI)) || (defined(CONFIG_USB_HCI) && defined(CONFIG_SUPPORT_USB_INT))
if (NULL == padapter->hal_func.interrupt_handler) {
2017-05-11 18:47:23 +00:00
rtw_hal_error_msg("interrupt_handler");
ret = _FAIL;
}
2019-11-09 10:12:08 +00:00
#endif /*#if (defined(CONFIG_PCI_HCI)) || (defined(CONFIG_USB_HCI) && defined(CONFIG_SUPPORT_USB_INT))*/
2017-05-11 18:47:23 +00:00
2019-11-09 10:12:08 +00:00
#if defined(CONFIG_PCI_HCI) || defined(CONFIG_SDIO_HCI) || defined (CONFIG_GSPI_HCI)
if (NULL == padapter->hal_func.enable_interrupt) {
2017-05-11 18:47:23 +00:00
rtw_hal_error_msg("enable_interrupt");
ret = _FAIL;
}
2019-11-09 10:12:08 +00:00
if (NULL == padapter->hal_func.disable_interrupt) {
2017-05-11 18:47:23 +00:00
rtw_hal_error_msg("disable_interrupt");
ret = _FAIL;
}
2019-11-09 10:12:08 +00:00
#endif /* defined(CONFIG_PCI_HCI) || defined (CONFIG_SDIO_HCI) || defined (CONFIG_GSPI_HCI) */
2017-05-11 18:47:23 +00:00
/*** DM section ***/
2019-11-09 10:12:08 +00:00
if (NULL == padapter->hal_func.dm_init) {
2017-05-11 18:47:23 +00:00
rtw_hal_error_msg("dm_init");
ret = _FAIL;
}
2019-11-09 10:12:08 +00:00
if (NULL == padapter->hal_func.dm_deinit) {
2017-05-11 18:47:23 +00:00
rtw_hal_error_msg("dm_deinit");
ret = _FAIL;
}
2019-11-09 10:12:08 +00:00
if (NULL == padapter->hal_func.hal_dm_watchdog) {
rtw_hal_error_msg("hal_dm_watchdog");
2017-05-11 18:47:23 +00:00
ret = _FAIL;
}
/*** xxx section ***/
2019-11-09 10:12:08 +00:00
if (NULL == padapter->hal_func.set_chnl_bw_handler) {
rtw_hal_error_msg("set_chnl_bw_handler");
2017-05-11 18:47:23 +00:00
ret = _FAIL;
}
2019-11-09 10:12:08 +00:00
if (NULL == padapter->hal_func.set_hw_reg_handler) {
rtw_hal_error_msg("set_hw_reg_handler");
2017-05-11 18:47:23 +00:00
ret = _FAIL;
}
2019-11-09 10:12:08 +00:00
if (NULL == padapter->hal_func.GetHwRegHandler) {
2017-05-11 18:47:23 +00:00
rtw_hal_error_msg("GetHwRegHandler");
ret = _FAIL;
}
2019-11-09 10:12:08 +00:00
if (NULL == padapter->hal_func.get_hal_def_var_handler) {
rtw_hal_error_msg("get_hal_def_var_handler");
2017-05-11 18:47:23 +00:00
ret = _FAIL;
}
2019-11-09 10:12:08 +00:00
if (NULL == padapter->hal_func.SetHalDefVarHandler) {
2017-05-11 18:47:23 +00:00
rtw_hal_error_msg("SetHalDefVarHandler");
ret = _FAIL;
}
2019-11-09 10:12:08 +00:00
if (NULL == padapter->hal_func.GetHalODMVarHandler) {
2017-05-11 18:47:23 +00:00
rtw_hal_error_msg("GetHalODMVarHandler");
ret = _FAIL;
}
2019-11-09 10:12:08 +00:00
if (NULL == padapter->hal_func.SetHalODMVarHandler) {
2017-05-11 18:47:23 +00:00
rtw_hal_error_msg("SetHalODMVarHandler");
ret = _FAIL;
}
2019-11-09 10:12:08 +00:00
if (NULL == padapter->hal_func.SetBeaconRelatedRegistersHandler) {
2017-05-11 18:47:23 +00:00
rtw_hal_error_msg("SetBeaconRelatedRegistersHandler");
ret = _FAIL;
}
2019-11-09 10:12:08 +00:00
if (NULL == padapter->hal_func.fill_h2c_cmd) {
rtw_hal_error_msg("fill_h2c_cmd");
2017-05-11 18:47:23 +00:00
ret = _FAIL;
2019-11-09 10:12:08 +00:00
}
2017-05-11 18:47:23 +00:00
2019-11-09 10:12:08 +00:00
#ifdef RTW_HALMAC
if (NULL == padapter->hal_func.hal_mac_c2h_handler) {
rtw_hal_error_msg("hal_mac_c2h_handler");
2017-05-11 18:47:23 +00:00
ret = _FAIL;
}
2019-11-09 10:12:08 +00:00
#elif !defined(CONFIG_RTL8188E)
if (NULL == padapter->hal_func.c2h_handler) {
rtw_hal_error_msg("c2h_handler");
ret = _FAIL;
}
#endif
#if defined(CONFIG_LPS) || defined(CONFIG_WOWLAN) || defined(CONFIG_AP_WOWLAN)
if (NULL == padapter->hal_func.fill_fake_txdesc) {
2017-05-11 18:47:23 +00:00
rtw_hal_error_msg("fill_fake_txdesc");
ret = _FAIL;
}
2019-11-09 10:12:08 +00:00
#endif
#ifndef RTW_HALMAC
if (NULL == padapter->hal_func.hal_get_tx_buff_rsvd_page_num) {
2017-05-11 18:47:23 +00:00
rtw_hal_error_msg("hal_get_tx_buff_rsvd_page_num");
ret = _FAIL;
}
2019-11-09 10:12:08 +00:00
#endif /* !RTW_HALMAC */
2017-05-11 18:47:23 +00:00
2019-11-09 10:12:08 +00:00
#if defined(CONFIG_WOWLAN) || defined(CONFIG_AP_WOWLAN)
#if defined(CONFIG_SDIO_HCI) || defined(CONFIG_GSPI_HCI)
if (NULL == padapter->hal_func.clear_interrupt) {
2017-05-11 18:47:23 +00:00
rtw_hal_error_msg("clear_interrupt");
ret = _FAIL;
}
2019-11-09 10:12:08 +00:00
#endif
#endif /* CONFIG_WOWLAN */
2017-05-11 18:47:23 +00:00
2019-11-09 10:12:08 +00:00
if (NULL == padapter->hal_func.fw_dl) {
2017-05-11 18:47:23 +00:00
rtw_hal_error_msg("fw_dl");
ret = _FAIL;
}
2019-11-09 10:12:08 +00:00
#if defined(RTW_HALMAC) && defined(CONFIG_LPS_PG)
if (NULL == padapter->hal_func.fw_mem_dl) {
rtw_hal_error_msg("fw_mem_dl");
ret = _FAIL;
}
#endif
#ifdef CONFIG_FW_CORRECT_BCN
if (IS_HARDWARE_TYPE_8814A(padapter)
&& NULL == padapter->hal_func.fw_correct_bcn) {
2017-05-11 18:47:23 +00:00
rtw_hal_error_msg("fw_correct_bcn");
ret = _FAIL;
}
2019-11-09 10:12:08 +00:00
#endif
if (!padapter->hal_func.set_tx_power_index_handler) {
rtw_hal_error_msg("set_tx_power_index_handler");
ret = _FAIL;
}
if (!padapter->hal_func.get_tx_power_index_handler) {
rtw_hal_error_msg("get_tx_power_index_handler");
ret = _FAIL;
}
2017-05-11 18:47:23 +00:00
/*** SReset section ***/
2019-11-09 10:12:08 +00:00
#ifdef DBG_CONFIG_ERROR_DETECT
if (NULL == padapter->hal_func.sreset_init_value) {
2017-05-11 18:47:23 +00:00
rtw_hal_error_msg("sreset_init_value");
ret = _FAIL;
}
2019-11-09 10:12:08 +00:00
if (NULL == padapter->hal_func.sreset_reset_value) {
2017-05-11 18:47:23 +00:00
rtw_hal_error_msg("sreset_reset_value");
ret = _FAIL;
}
2019-11-09 10:12:08 +00:00
if (NULL == padapter->hal_func.silentreset) {
2017-05-11 18:47:23 +00:00
rtw_hal_error_msg("silentreset");
ret = _FAIL;
}
2019-11-09 10:12:08 +00:00
if (NULL == padapter->hal_func.sreset_xmit_status_check) {
2017-05-11 18:47:23 +00:00
rtw_hal_error_msg("sreset_xmit_status_check");
ret = _FAIL;
}
2019-11-09 10:12:08 +00:00
if (NULL == padapter->hal_func.sreset_linked_status_check) {
2017-05-11 18:47:23 +00:00
rtw_hal_error_msg("sreset_linked_status_check");
ret = _FAIL;
}
2019-11-09 10:12:08 +00:00
if (NULL == padapter->hal_func.sreset_get_wifi_status) {
2017-05-11 18:47:23 +00:00
rtw_hal_error_msg("sreset_get_wifi_status");
ret = _FAIL;
}
2019-11-09 10:12:08 +00:00
if (NULL == padapter->hal_func.sreset_inprogress) {
2017-05-11 18:47:23 +00:00
rtw_hal_error_msg("sreset_inprogress");
ret = _FAIL;
}
2019-11-09 10:12:08 +00:00
#endif /* #ifdef DBG_CONFIG_ERROR_DETECT */
2017-05-11 18:47:23 +00:00
2019-11-09 10:12:08 +00:00
#ifdef RTW_HALMAC
if (NULL == padapter->hal_func.init_mac_register) {
rtw_hal_error_msg("init_mac_register");
ret = _FAIL;
}
if (NULL == padapter->hal_func.init_phy) {
rtw_hal_error_msg("init_phy");
ret = _FAIL;
}
#endif /* RTW_HALMAC */
#ifdef CONFIG_RFKILL_POLL
if (padapter->hal_func.hal_radio_onoff_check == NULL) {
rtw_hal_error_msg("hal_radio_onoff_check");
ret = _FAIL;
}
#endif
2017-05-11 18:47:23 +00:00
#endif
return ret;
}